0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
HI-8785PDT

HI-8785PDT

  • 厂商:

    HOLTIC

  • 封装:

  • 描述:

    HI-8785PDT - ARINC INTERFACE DEVICE 8 bit parallel data converted to 429 & 561 serial data out - Hol...

  • 数据手册
  • 价格&库存
HI-8785PDT 数据手册
HI-8783, HI-8784, HI-8785 September 2006 ARINC INTERFACE DEVICE 8 bit parallel data converted to 429 & 561 serial data out PIN CONFIGURATIONS DESCRIPTION The HI-8783, HI-8784, and HI-8785 are system components for interfacing 8 bit parallel data to an ARINC 429 bus. The HI-8783 is a logic device only and requires a separate line driver circuit, such as the HI-3182 or HI-8585. The HI-8784 and HI-8785 combine logic and line driver on one chip. The HI-8784 has an output resistance of 37.5 ohms, and the HI-8785 has an output resistance of 10 ohms to facilitate external lightning protection cicuitry. The technology is analog/digital CMOS. The HI-8783 is available in a 22 pin DIP format as a second source replacement for the Micrel / California Devices DLS-111BV. The products offer high speed data bus data transactions to a buffer register. After loading 4 bytes, data is automatically transferred and transmitted. The data rate is equal to the clock rate. Parity can be enabled in the 32nd bit. Reset is used to initialize the logic upon startup. Word gaps are transmitted automatically. The HI-8784 and HI-8785 require +/- 10 volt supplies in addition to the 5 volt supply. VCC 561 SYNC D0 D1 D2 D3 D4 D5 D6 D7 1 2 3 4 5 6 7 8 9 10 20 19 18 561 DATA DATA ZERO DATA ONE PARITY ENB XMT READY XMIT CLK RESET WRITE A0 GND HI-8783PSI & HI-8783PST 17 16 15 14 13 12 11 20-Pin Plastic SOIC - WB package FEATURES l l l l l VCC 561 SYNC D0 D1 D2 D3 D4 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 V+ 561 DATA TXBOUT TXAOUT VPARITY ENB XMT READY XMIT CLK RESET WRITE SLP1.5 A0 Automatically converts 8 bit parallel data to ARINC 429 or 561 serial data High speed data bus interface On-chip line driver option SOIC packages available Military processing options HI-8784PSI HI-8784PST HI-8785PSI & HI-8785PST 21 20 19 18 17 16 15 14 13 D5 D6 NC D7 GND 24-Pin Plastic SOIC - WB package (See page 7 for additional pin configurations) (DS8783 Rev.I) HOLT INTEGRATED CIRCUITS www.holtic.com 09/06 HI-8783, HI-8784, HI-8785 PIN DESCRIPTIONS PIN PIN PIN HI-8783 HI-8783 HI-8784 (20-pin) (22-pin) HI-8785 1 2 3-10 11 12 13 14 15 16 17 18 19 20 22 1 2-8,10 11 12 14 15 16 17 18 19 20 21 1 2 3-9,11 12 13 14 15 16 17 18 19 20 21 22 23 24 SYMBOL FUNCTION DESCRIPTION VCC 561 SYNC Dn GND A0 SLP1.5 WRITE RESET XMIT CLK XMT RDY VDATA ONE TXAOUT TXBOUT 561 DATA V+ power supply +5 volt rail, digital output digital inputs digital input digital input digital input digital input digital input digital output ARINC 561 Sync signal Parallel 8 bit Data Input Byte address, A0=1 for 1st byte, A0=0 for 2nd, 3rd & 4th bytes Selects the slope of the line driver. High = 1.5us Write strobe, loads data on rising edge Registers and sequencing logic initialized when low Clock input for the transmitter Goes high if the buffer register is empty When high the 32nd bit output is odd parity Goes high for each ARINC bit output that is a “one” Goes high for each ARINC bit output that is a “zero” power supply Ground PARITY ENB digital input digital output power supply -10 volt rail DATA ZERO digital output analog output Line driver ouptut - A side analog output Line driver output - B side digital output Serial output for ARINC 561 data power supply +10 volt rail FUNCTIONAL DESCRIPTION The HI-8783 is a parallel to serial converter, which when loaded with four eight bit parallel bytes, outputs the data as a 32 bit serial word. Timing circuitry inserts a 4 bit gap at the end of each 32 bit word. An input buffer register allows load operations to take place while the previously loaded word is being transmitted. If the PARITY ENB pin is high, the 32nd bit will be a parity bit, inserted so as to make the 32 bit word have odd parity. If the PARITY ENB pin is low, the 32nd bit will be the D7 bit of the 4th byte. Outputs are provided for both ARINC 429/575 (DATA ONE and DATA ZERO pins) and ARINC 561 (561 DATA and 561 SYNC pins) type data. A low signal applied to the RESET pin resets the HI-8783’s internal logic so that spurious transmission does not take place during power-up. The registers are cleared so that a continuous gap will be transmitted until the first word is loaded into the transmitter. Input data can be loaded when the XMT RDY signal is high, which indicates the input buffer register is empty. The first 8 bit byte is the label byte and is loaded with the A0 input high, which initializes the internal byte counter. The remaining three bytes are loaded with A0 in the low state. Once A0 is set low, it must not go high until after the fourth byte is loaded. Each 8 bit byte is loaded into the input buffer register by a low pulse on the WRITE input. After the fourth byte is loaded, the XMT RDY output goes low. The contents of the input buffer register are transferred to the output register during the fourth bit period of the gap. If the fourth gap bit period of the previous word has already been transmitted, the contents of the input buffer register will be transferred to the output shift register during the first bit period after the loading of the fourth byte, and the XMT RDY output goes high. After the output shift register is loaded, the data is shifted out to the output logic in the order shown in figure 2. The 561 SYNC output pulses low when the XMT CLK is low during the 8th bit of the ARINC transmission. The XMIT CLK is the same as the data rate. HOLT INTEGRATED CIRCUITS 2 HI-8783, HI-8784, HI-8785 XMIT CLK XMT RDY WRITE A0 byte counter status & control logic SLP1.5 TXAOUT line driver word gap counter TXBOUT HI-8784, HI8785 DATA BUS 8 to 32 bit mux 8 32 32 bit buffer register 32 32 bit shift register bit counter DATA ONE DATA ZERO output logic HI-8783 561 SYNC 561 DATA PARITY ENB Figure 1. Block Diagram FUNCTIONAL DESCRIPTION (Cont.) The HI-8784 and HI-8785 have the same digital logic function as the HI-8783, but include an on-chip line driver designed to directly drive the ARINC 429 bus. The two ARINC outputs (TXAOUT and TXBOUT) provide a differential voltage to produce a +10 volt One, a -10 volt Zero, and a 0 volt Null. The slope of the ARINC outputs is controlled by the SLP1.5 pin. If SLP1.5 is high, the output rise and fall time is nominally 1.5us. If SLP1.5 is set low, the rise and fall times are 10us. DATA ONE and DATA ZERO outputs are not provided for the HI-8784 and HI-8785. The HI-8784 has 37.5 ohms in series with each line driver output. The HI-8785 has 10.0 ohms in series. The HI-8785 is for applications where external series resistance is needed, typically for lightning protection devices. A0 1 0 0 0 Byte Byte 1 Byte 2 Byte 3 Byte 4 Data Bus D0 - D7 D0 - D7 D0 - D7 D0 - D7 ARINC Bits ARINC 1 - ARINC 8 ARINC 9 - ARINC 16 ARINC 17 - ARINC 24 ARINC 25 - ARINC 32 Figure 2. Order of transmitted bytes POWER SUPPLY SEQUENCING The power supplies must be controlled to prevent large currents during supply turn-on and turn-off. The required sequence is V+ followed by VDD, always ensuring that V+ is the most positive supply. The V- supply is not critical and can be asserted at any time. HOLT INTEGRATED CIRCUITS 3 HI-8783, HI-8784, HI-8785 TIMING DIAGRAMS DATA TRANSMISSION - EXAMPLE PATTERN GAP 32 33 34 35 36 1 2 3 4 31 32 33 GAP 34 35 36 1 2 XMIT CLK WRITE XMT RDY DATA ONE (HI-8783 only) DATA ZERO (HI-8783 only) ARINC 429 DATA (HI-8784 & HI-8785 only) (TXAOUT-TXBOUT) 561 DATA 561 SYNC LOW DURING CLK 8 TRANSMITTER OPERATION DATA BUS BYTE 1 VALID BYTE 2 VALID BYTE 4 VALID tSET WRITE tHLD tWPW A0 t WPD tASW XMT RDY tAH tASW t XD HOLT INTEGRATED CIRCUITS 4 HI-8783, HI-8784, HI-8785 LINE DRIVER OUTPUTS XMT CLK t phlx t plhx DATA ONE t phlx DATA ZERO t rx DIFFERENTIAL VOLTAGE TXAOUT - TXBOUT 90% 10% 90% 10% 10% t plhx 5V 0V 5V 0V t rx 10V 0V -10V t fx t fx ABSOLUTE MAXIMUM RATINGS Voltages referenced to Ground Supply voltages V+.................................................12.5V V-.................................................-12.5V VCC.................................................. 7V DC current per input pin................ +10ma Power dissipation at 25° plastic DIL............1.0W, derate 10mW/°C ceramic DIL..........0.5W, derate 7mW/°C Solder Temperature ........275°C for 10 sec Storage Temperature........-65°C to +150°C RECOMMENDED OPERATING CONDITIONS Supply Voltages V+.......................................+10V... ±5% V-........................................ -10V... ±5% VCC....................................... 5V... ±5% Temperature Range Industrial Screening.........-40°C to +85°C Hi-Temp Screening........-55°C to +125°C Military Screening..........-55°C to +125°C NOTE: Stresses above absolute maximum ratings or outside recommended operating conditions may cause permanent damage to the device. These are stress ratings only. Operation at the limits is not recommended. DC ELECTRICAL CHARACTERISTICS (HI-8783, HI-8784 and HI-8785) VCC = 5.0V, VSS = 0V, TA = Operating Temperature Range (unless otherwise specified). PARAMETER Operating Voltage Min. Input Voltage Max. Input Voltage Min. Input Current Max. Input Current Min. Output Voltage Max. Output Voltage (HI) (LO) (HI) (LO) (HI) (LO) SYMBOL VCC VIH VIL IIH IIL VOH VIH ICC CIN CONDITION MIN 4.75 2.0 TYP 5 1.4 1.4 MAX 5.25 UNITS V V 0.8 1 V µA µA V VIH = 4.9V VIL = 0.1V IOUT = -1.6mA IOUT = 1.6mA f = 100khz Not tested 0.8 -1 2.7 0.4 2.8 20 V mA pF Operating Current Drain Input Capacitance HOLT INTEGRATED CIRCUITS 5 HI-8783, HI-8784, HI-8785 DC ELECTRICAL CHARACTERISTICS (HI-8784 and HI-8785 only) VCC = 5.0V, VSS = 0V, V+ = 10V, V- = -10V, TA = Operating Temperature Range (unless otherwise specified). PARAMETER Operating Voltage Operating Voltage Operating Current Drain (V+) Operating Current Drain (V-) Line Driver Output Levels (Ref. To GND) ONE NULL ZERO Line Driver Output Levels (Differential) ONE NULL ZERO Minimum Short Circuit Sink or Source Current SYMBOL V+ VIDD IEE CONDITION MIN 9.5 -9.5 TYP 10 -10 6 MAX 10.5 10.5 20 UNITS V V mA mA no load, f = 100khz no load, f = 100khz -20 -6 no load, VCC = 5.0V “ “ 4.5 -0.25 -5.55 5.0 0 -5.0 5.5 0.25 -4.5 V V V no load, VCC = 5.0V “ “ IOUT momentary magnitude 9.0 -0.5 -11.0 80 10.0 0 -10.0 11.0 0.5 -9.0 V V V mA AC ELECTRICAL CHARACTERISTICS (HI-8783, HI-8784 and HI-8785) VCC = 5.0V, VSS = 0V, TA =Operating Temperature Range (unless otherwise specified). PARAMETER DATA BUS TIMING Setup Data Bus to WRITE Hold WRITE to Data Bus Hold A0 to WRITE Pulse width WRITE Delay between WRITE Setup A0 to WRITE Delay last WRITE to XMT RDY SYMBOL tSET tHLD tAH tWPW tWPD tASW tXD MIN 20 30 0 40 40 20 80 TYP MAX UNITS ns ns ns 1 CLK ns ns ns ns AC ELECTRICAL CHARACTERISTICS (HI-8784 and HI-8785 only) V+ = 10V, V- = -10V, TA = Operating Temperature Range (unless otherwise stated) PARAMETERS Line Driver propagation delay Output high to low Output low to high Line Driver transition times Output high to low Output low to high Output high to low Output low to high SYMBOL TEST CONDITIONS no load t phlx t plhx t fx t rx t fx t rx SLP1.5 = logic 1 SLP1.5 = logic 1 SLP1.5 = logic 0 SLP1.5 = logic 0 500 500 ns ns MIN TYP MAX UNITS 1.0 1.0 5 5 1.5 1.5 10 10 2.0 2.0 15 15 us us us us HOLT INTEGRATED CIRCUITS 6 HI-8783, HI-8784, HI-8785 ADDITIONAL HI-8783 PIN CONFIGURATION 561 SYNC D0 D1 D2 D3 D4 D5 D6 NC D7 GND 1 2 3 4 5 6 7 8 9 10 11 22 21 20 VCC 561 DATA DATA ZERO DATA ONE PARITY ENB XMT READY XMIT CLK RESET WRITE NC A0 HI-8783PDI & HI-8783PDT 19 18 17 16 15 14 13 12 22 Pin Plastic DIP package (See page 1 for additional pin configurations) ORDERING INFORMATION HI - 87XX xx x x PART NUMBER LEAD FINISH Blank F PART NUMBER Tin / Lead (Sn / Pb) Solder 100% Matte Tin (Pb-free, RoHS compliant) TEMPERATURE RANGE FLOW BURN IN I T PART NUMBER -40°C TO +85°C -55°C TO +125°C PACKAGE DESCRIPTION I T NO NO PD PS 22 PIN PLASTIC DIP (8783 ONLY) 20 PIN PLASTIC SOIC - WB (8783 ONLY) 24 PIN PLASTIC SOIC - WB (8784/8785 ONLY) INCLUDES LINE DRIVER OUTPUT SERIES RESISTANCE BUILT-IN REQUIRED EXTERNALLY PART NUMBER 8783 8784 8785 Legend: NO YES YES WB - Wide Body External Line Driver Required 37.5 Ohms 10 Ohms 0 27.5 Ohms HOLT INTEGRATED CIRCUITS 7 HI-8783, HI-8784, HI-8785 PACKAGE DIMENSIONS inches (millimeters) 20-PIN PLASTIC SMALL OUTLINE (SOIC) - WB (Wide Body) .5035 ± .0075 (12.789 ± .191) Package Type: 20HW .0105 ± .0015 (.2667 ± .0381) .4065 ± .0125 (10.325 ± .318) .296 ± .003 (7.518 ± .076) SEE DETAIL A .018 TYP (.457) .090 ± .010 (2.286 ± .254) 0° to 8° .050 TYP (1.27) .033 ± .017 (.838 ± .432) DETAIL A .0075 ± .0035 (.191 ± .089) 22-PIN PLASTIC DIP Package Type: 22P 1.105 ± .015 (28.067 ± .381) .350 ± .010 (8.89 ± .254) .400 ± .010 (10.160 ± .254) .135 ± .015 (3.429 ± .381) .025 ± .010 (.635 ± .254) .1375 ± .0125 (3.4925 ± .3175) 0 - 15 .435 ± .035 (11.049 ± .889) o .019 ± .004 (.483 ± .102) .053 ± .013 (1.346 ± .330) 0.100 TYP. HOLT INTEGRATED CIRCUITS 8 HI-8783, HI-8784, HI-8785 PACKAGE DIMENSIONS inches (millimeters) 24-PIN PLASTIC SMALL OUTLINE (SOIC) - WB (Wide Body) Package Type: 24HW .606 ± .004 (15.392 ± .102) .0105 ± .0015 (.2667 ± .0381) .4065 ± .0125 (10.325 ± .318) .2955 ± .0035 (7.506 ± .089) SEE DETAIL A .018 TYP (.457) .095 ± .005 (2.413 ± .127) 0° to 8° .050 TYP (1.27) .033 ± .017 (.838 ± .432) DETAIL A .0075 ± .0035 (.191 ± .089) H OLT INTEGRATED CIRCUITS 9
HI-8785PDT 价格&库存

很抱歉,暂时无法提供与“HI-8785PDT”相匹配的价格&库存,您可以联系我们找货

免费人工找货