6N137

High CMR Line Receiver Optocouplers Technical Data HCPL-2602 HCPL-2612 Features • 1000 V/µs Minimum Common Mode Rejection (CMR) at VCM = 50 V for HCPL-2602 and 3.5 kV/µs Minimum CMR at VCM = 300 V for HCPL-2612 • Line Termination Included – No Extra Circuitry Required • Accepts a Broad Range of Drive Conditions • LED Protection Minimizes LED Efficiency Degradation • High Speed: 10 MBd (Limited by Transmission Line in Many Applications) • Guaranteed AC and DC Performance over Temperature: 0°C to 70°C • External Base Lead Allows “LED Peaking” and LED Current Adjustment • Safety Approval UL Recognized – 2500 V rms for 1 Minute CSA Approved • MIL-STD-1772 Version Available (HCPL-1930/1) Applications • Isolated Line Receiver • Computer-Peripheral Interface • Microprocessor System Interface • Digital Isolation for A/D, D/A Conversion • Current Sensing • Instrument Input/Output Isolation • Ground Loop Elimination • Pulse Transformer Replacement • Power Transistor Isolation in Motor Drives Description The HCPL-2602/12 are optically coupled line receivers that combine a GaAsP light emitting diode, an input current regulator and an integrated high gain photo detector. The input regulator serves as a line termination for line receiver applications. It clamps the line voltage and regulates the LED current so line reflections do not interfere with circuit performance. The regulator allows a typical LED current of 8.5 mA before it starts to shunt excess current. The output of the detector IC is Functional Diagram NC IN+ IN– CATHODE 1 2 3 4 8 7 6 5 VCC VE VO GND LED ON OFF ON OFF ON OFF TRUTH TABLE (POSITIVE LOGIC) ENABLE H H L L NC NC OUTPUT L H H H L H SHIELD A 0.1 µF bypass capacitor must be connected between pins 5 and 8. CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD. 1-314 5965-3585E an open collector Schottky clamped transistor. An enable input gates the detector. The internal detector shield provides a guaranteed common mode transient immunity specification of 1000 V/ µs for the 2602, and 3500 V/ µs for the 2612. DC specifications are defined similar to TTL logic. The optocoupler ac and dc operational parameters are guaranteed from 0°C to 70°C allowing trouble-free interfacing with digital logic circuits. An input current of 5 mA will sink an eight gate fan-out (TTL) at the output. The HCPL-2602/12 are useful as line receivers in high noise environments that conventional line receivers cannot tolerate. The higher LED threshold voltage provides improved immunity to differential noise and the internally shielded detector provides orders of magnitude improvement in common mode rejection with little or no sacrifice in speed. Selection Guide Minimum CMR dV/dt (V/µs) NA 5,000 10,000 1,000 3,500 1,000 1,000[2] 1,000 VCM (V) NA 50 1,000 50 300 50 1,000 50 12.5 3 Input OnCurrent (mA) 5 8-Pin DIP (300 Mil) Output Enable YES NO YES NO YES NO YES YES YES NO YES NO [3] Small-Outline SO-8 Single Channel Package HCPL-0600 Dual Channel Package HCPL-0630 HCPL-0601 Widebody (400 Mil) Single Channel Package HCNW137 HCNW2601 Hermetic Single and Dual Channel Packages Single Channel Package 6N137 Dual Channel Package HCPL-2630 HCPL-2601 HCPL-2631 HCPL-2611 HCPL-4661 HCPL-2602[1] HCPL-2612[1] HCPL-261A HCPL-263A HCPL-261N HCPL-263N HCPL-0631 HCPL-0611 HCPL-0661 HCNW2611 HCPL-061A HCPL-063A HCPL-061N HCPL-063N HCPL-193X HCPL-56XX HCPL-66XX Notes: 1. HCPL-2602/2612 devices include input current regulator. 2. 15 kV/µs with VCM = 1 kV can be achieved using HP application circuit. 3. Enable is available for single channel products only, except for HCPL-193X devices. 1-315 Ordering Information Specify Part Number followed by Option Number (if desired). Example: HCPL-2602#XXX 300 = Gull Wing Surface Mount Option 500 = Tape and Reel Packaging Option Option data sheets available. Contact your Hewlett-Packard sales representative or authorized distributor for information. Schematic + 2 II IF ICC IO 6 VI 8 VCC VO – 3 90 Ω SHIELD IE 5 7 VE GND 4 USE OF A 0.1 µF BYPASS CAPACITOR CONNECTED BETWEEN PINS 5 AND 8 IS REQUIRED (SEE NOTE 1). 1-316 Package Outline Drawings 8-Pin DIP Package 9.65 ± 0.25 (0.380 ± 0.010) 8 7 6 5 TYPE NUMBER DATE CODE HP XXXX YYWW RU 1 1.19 (0.047) MAX. 2 3 4 UL RECOGNITION 7.62 ± 0.25 (0.300 ± 0.010) 6.35 ± 0.25 (0.250 ± 0.010) 1.78 (0.070) MAX. + 0.076 0.254 - 0.051 + 0.003) (0.010 - 0.002) 5° TYP. 4.70 (0.185) MAX. 0.51 (0.020) MIN. 2.92 (0.115) MIN. 1.080 ± 0.320 (0.043 ± 0.013) 0.65 (0.025) MAX. 2.54 ± 0.25 (0.100 ± 0.010) DIMENSIONS IN MILLIMETERS AND (INCHES). 8-Pin DIP Package with Gull Wing Surface Mount Option 300 PAD LOCATION (FOR REFERENCE ONLY) 9.65 ± 0.25 (0.380 ± 0.010) 8 7 6 5 1.016 (0.040) 1.194 (0.047) 4.826 TYP. (0.190) 6.350 ± 0.25 (0.250 ± 0.010) 9.398 (0.370) 9.906 (0.390) 1 2 3 4 1.194 (0.047) 1.778 (0.070) 1.780 (0.070) MAX. 9.65 ± 0.25 (0.380 ± 0.010) 7.62 ± 0.25 (0.300 ± 0.010) 0.381 (0.015) 0.635 (0.025) 1.19 (0.047) MAX. 4.19 MAX. (0.165) + 0.076 0.254 - 0.051 + 0.003) (0.010 - 0.002) 1.080 ± 0.320 (0.043 ± 0.013) 0.635 ± 0.130 2.54 (0.025 ± 0.005) (0.100) BSC DIMENSIONS IN MILLIMETERS (INCHES). LEAD COPLANARITY = 0.10 mm (0.004 INCHES). 0.635 ± 0.25 (0.025 ± 0.010) 12° NOM. 1-317 Solder Reflow Temperature Profile (Gull Wing Surface Mount Option 300 Parts) 260 240 220 200 180 160 140 120 100 80 60 40 20 0 0 1 2 3 4 5 6 7 8 9 10 11 12 ∆T = 145°C, 1°C/SEC ∆T = 115°C, 0.3°C/SEC TEMPERATURE – °C ∆T = 100°C, 1.5°C/SEC TIME – MINUTES Note: Use of nonchlorine activated fluxes is highly recommended. Regulatory Information The HCPL-2602/2612 have been approved by the following organizations: UL Recognized under UL 1577, Component Recognition Program, File E55361. CSA Approved under CSA Component Acceptance Notice #5, File CA 88324. Insulation and Safety Related Specifications Parameter Min. External Air Gap (External Clearance) Min. External Tracking Path (External Creepage) Min. Internal Plastic Gap (Internal Clearance) Tracking Resistance (Comparative Tracking Index) Isolation Group Symbol L(I01) L(I02) Value 7.1 7.4 0.08 Units mm mm mm Conditions Measured from input terminals to output terminals, shortest distance through air. Measured from input terminals to output terminals, shortest distance path along body. Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity. DIN IEC 112/VDE 0303 Part 1 CTI 200 V IIIa Material Group (DIN VDE 0110, 1/89, Table 1) Option 300 - surface mount classification is Class A in accordance with CECC 00802. 1-318 Absolute Maximum Ratings (No Derating Required up to 85°C) Parameter Storage Temperature Operating Temperature Forward Input Current Reverse Input Current Input Current, Pin 4 Supply Voltage (1 Minute Maximum) Enable Input Voltage (Not to Exceed VCC by more than 500 mV) Output Collector Current Output Collector Voltage (Selection for Higher Output Voltages up to 20 V is Available.) Output Collector Power Dissipation Lead Solder Temperature Solder Reflow Temperature Profile Symbol TS TA II IIR VCC VE IO VO PO TLS Min. -55 -40 Max. 125 85 60 60 10 7 VCC + 0.5 50 7 Units °C °C mA mA mA V V mA V -10 40 mW 260°C for 10 sec., 1.6 mm below seating plane See Package Outline Drawings section Recommended Operating Conditions Parameter Input Current, Low Level Input Current, High Level Supply Voltage, Output High Level Enable Voltage Low Level Enable Voltage Fan Out (@ RL = 1 kΩ) Output Pull-up Resistor Operating Temperature Symbol IIL IIH VCC VEH VEL N RL TA 330 0 Min. 0 5* 4.5 2.0 0 Max. 250 60 5.5 VCC 0.8 5 4K 70 Units µA mA V V V TTL Loads Ω °C *The initial switching threshold is 5 mA or less. It is recommended that an input current between 6.3 mA and 10 mA be used to obtain best performance and to provide at least 20% LED degradation guardband. 1-319 Electrical Characteristics Parameter High Level Output Current Low Level Output Voltage Sym. IOH VOL Over recommended temperature (TA = 0°C to +70°C) unless otherwise specified. See note 1. Min. Typ.* 5.5 Max. 100 Units µA V Test Conditions VCC = 5.5 V, VO = 5.5 V, II = 250 µA, VE = 2.0 V VCC = 5.5 V, II = 5 mA, VE = 2.0 V, IOL (Sinking) = 13 mA VCC = 5.5 V, II = 0 mA, VE = 0.5 V VCC = 5.5 V, II = 60 mA, VE = 0.5 V VCC = 5.5 V, VE = 2.0 V VCC = 5.5 V, VE = 0.5 V 10 Fig. 1 Note 0.35 0.6 2, 4, 5, 14 High Level Supply Current Low Level Supply Current High Level Enable Current Low Level Enable Current High Level Enable Voltage Low Level Enable Voltage Input Voltage Input Reverse Voltage Input Capacitance ICCH ICCL IEH IEL VEH VEL 2.0 7.5 10 mA 10 13 mA -0.7 -1.6 mA -0.9 -1.6 mA V 0.8 V 2.0 VI 2.3 VR CIN 0.75 2.4 V 2.7 0.95 V II = 5 mA II = 60 mA IR = 5 mA VI = 0 V, f = 1 MHz 3 90 pF *All typicals at VCC = 5 V, TA = 25°C. 1-320 Switching Specifications Parameter Propagation Delay Time to High Output Level Propagation Delay Time to Low Output Level Pulse Width Distortion Propagation Delay Skew Output Rise Time (10-90%) Output Fall Time (90-10%) Propagation Delay Time of Enable from VEH to VEL Propagation Delay Time of Enable from VEL to VEH Common Mode Transient Immunity at High Output Level Common Mode Transient Immunity at Low Output Level Symbol tPLH Over recommended temperature (TA = 0°C to +70°C), VCC = 5 V, II = 7.5 mA, unless otherwise specified. Device Min. 20 Typ.* 48 100 75 tPHL |tPHL-tPLH| tPSK tr tf tELH 24 10 30 25 50 100 3.5 35 40 ns ns ns ns ns ns RL = 350 Ω, CL = 15 pF, VEL = 0 V, VEH = 3 V RL = 350 Ω, CL = 15 pF, VEL = 0 V, VEH = 3 V VCM = 50 V VCM = 300 V V/µs VCM = 50 V VCM = 300 V VO(MIN) = 2 V, RL = 350 Ω, II = 0 mA, TA = 25°C VO(MAX) = 0.8 V, RL = 350 Ω, II = 7.5 mA, TA = 25°C 12 12 RL = 350 Ω CL = 15 pF ns ns TA = 25°C 6, 7, 8 9 4 13 12, 13 Max. 75 Units ns Test Conditions TA = 25°C 6, 7, 8 3 Fig. Note 10, 11 5 tEHL 20 ns 10, 11 6 HCPL-2602 |CMH| HCPL-2612 HCPL-2602 |CML| HCPL-2612 1000 10,000 3500 15,000 1000 10,000 3500 15,000 V/µs 13 7, 9, 10 13 8, 9 10 *All typicals at VCC = 5 V, TA = 25°C. Package Characteristics All Typicals at TA = 25°C Parameter Input-Output Momentary Withstand Voltage* Input-Output Resistance Input-Output Capacitance Sym. VISO RI-O CI-O Min. 2500 Typ. Max. Units V rms Ω pF Test Conditions RH ≤ 50%, t = 1 min., TA = 25°C VI-O = 500 Vdc f = 1 MHz Fig. Note 2, 11 2 2 1012 0.6 *The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Characteristics Table (if applicable), your equipment level safety specification or HP Application Note 1074 entitled “Optocoupler Input-Output Endurance Voltage.” 1-321 Notes: 1. Bypassing of the power supply line is required, with a 0.1 µF ceramic disc capacitor adjacent to each optocoupler as illustrated in Figure 15. Total lead length between both ends of the capacitor and the isolator pins should not exceed 20 mm. 2. Device considered a two terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together. 3. The tPLH propagation delay is measured from the 3.75 mA point on the falling edge of the input pulse to the 1.5 V point on the rising edge of the output pulse. 4. The tPHL propagation delay is measured from the 3.75 mA point on the rising edge of the input pulse to the 1.5 V point on the falling edge of the output pulse. 5. The tELH enable propagation delay is measured from the 1.5 V point on the falling edge of the enable input pulse to the 1.5 V point on the rising edge of the output pulse. 6. The tEHL enable propagation delay is measured from the 1.5 V point on the rising edge of the enable input pulse to the 1.5 V point on the falling edge of the output pulse. 7. CMH is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state (i.e., VOUT > 2.0 V). 8. CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state (i.e., VOUT < 0.8 V). 9. For sinusoidal voltages, |dvCM| –––––– = πfCMVCM (p-p) dt max 10. No external pull up is required for a high logic state on the enable input. If the VE pin is not used, tying VE to VCC will result in improved CMR performance. 11. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage of ≥ 3000 for one second (leakage detection current limit, Ii-o ≤ 5 µA). 12. tPSK is equal to the worst case difference in tPHL and/or tPLH that will be seen between units at any given temperature within the operating condition range. 13. See application section titled “Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew” for more information. IOH – HIGH LEVEL OUTPUT CURRENT – µA 15 VCC = 5.5 V VO = 5.5 V VE = 2 V II = 250 µA 10 VOL – LOW LEVEL OUTPUT VOLTAGE – V 0.5 2.6 VI – INPUT VOLTAGE – V VCC = 5.5 V VE = 2 V II = 5 mA IO = 12.8 mA 2.4 2.2 2.0 1.8 1.6 1.4 1.2 1.0 0°C 25°C 70°C 0.4 0.3 IO = 16 mA 5 0.2 IO = 9.6 mA 0.1 -60 -40 -20 IO = 6.4 mA 0 -60 -40 -20 0 20 40 60 80 100 0 20 40 60 80 100 0 10 20 30 40 50 60 TA – TEMPERATURE – °C TA – TEMPERATURE – °C II – INPUT CURRENT – mA Figure 1. Typical High Level Output Current vs. Temperature. Figure 2. Typical Low Level Output Voltage vs. Temperature. Figure 3. Typical Input Characteristics. 6 IOL – LOW LEVEL OUTPUT CURRENT – mA VO – OUTPUT VOLTAGE – V 5 4 3 2 1 0 VCC = 5 V TA = 25 °C 70 VCC = 5 V VE = 2 V VOL = 0.6 V 60 II = 10-15 mA 50 RL = 350 Ω RL = 1 KΩ RL = 4 KΩ 40 II = 5.0 mA 0 1 2 3 4 5 6 20 -60 -40 -20 0 20 40 60 80 100 IF – FORWARD INPUT CURRENT – mA TA – TEMPERATURE – °C Figure 4. Typical Output Voltage vs. Forward Input Current. Figure 5. Typical Low Level Output Current vs. Temperature. 1-322 +5 V PULSE GEN. Z O = 50 Ω t f = t r = 5 ns II 1 2 INPUT MONITORING NODE RM 3 4 VCC 8 7 6 *CL GND 5 0.1µF BYPASS RL OUTPUT VO MONITORING NODE 100 tP – PROPAGATION DELAY – ns VCC = 5 V II = 7.5 mA tPLH , RL = 4 KΩ 80 tPHL , RL = 350 Ω 1 KΩ 60 4 KΩ 40 *CL IS APPROXIMATELY 15 pF WHICH INCLUDES PROBE AND STRAY WIRING CAPACITANCE. I I = 7.50 mA I I = 3.75 mA t PHL OUTPUT VO t PLH tPLH , RL = 1 KΩ tPLH , RL = 350 Ω INPUT II 20 0 -60 -40 -20 1.5 V 0 20 40 60 80 100 TA – TEMPERATURE – °C Figure 6. Test Circuit for tPHL and tPLH. 105 tP – PROPAGATION DELAY – ns Figure 7. Typical Propagation Delay vs. Temperature. PWD – PULSE WIDTH DISTORTION – ns VCC = 5 V TA = 25°C 40 RL = 4 kΩ 30 VCC = 5 V II = 7.5 mA 20 RL = 350 kΩ 90 tPLH , RL = 4 KΩ 75 tPLH , RL = 350 Ω tPLH , RL = 1 KΩ tPHL , RL = 350 Ω 1 KΩ 4 KΩ 5 7 9 11 13 15 60 10 45 30 0 RL = 1 kΩ -10 -60 -40 -20 0 20 40 60 80 100 II – PULSE INPUT CURRENT – mA TA – TEMPERATURE – °C Figure 8. Typical Propagation Delay vs. Pulse Input Current. PULSE GEN. Z O = 50 Ω t f = t r = 5 ns Figure 9. Typical Pulse Width Distortion vs. Temperature. INPUT VE MONITORING NODE +5 V 1 7.5 mA II 2 3 4 VCC 8 7 6 *CL GND 5 0.1 µF R BYPASS L tE – ENABLE PROPAGATION DELAY – ns OUTPUT VO MONITORING NODE 120 VCC = 5 V VEH = 3 V VEL = 0 V 90 II = 7.5 mA tELH, RL = 4 kΩ 60 tELH, RL = 1 kΩ *CL IS APPROXIMATELY 15 pF WHICH INCLUDES PROBE AND STRAY WIRING CAPACITANCE. 3.0 V INPUT VE t EHL OUTPUT VO t ELH 1.5 V 30 tELH, RL = 350 Ω tEHL, RL = 350 Ω, 1 kΩ, 4 kΩ 0 -60 -40 -20 0 20 40 60 80 100 TA – TEMPERATURE – °C 1.5 V Figure 10. Test Circuit for tEHL and tELH. Figure 11. Typical Enable Propagation Delay vs. Temperature. 1-323 II tr, tf – RISE, FALL TIME – ns VCC = 5 V II = 7.5 mA RL = 4 kΩ tRISE tFALL 1 B A 2 3 4 VCC 8 7 6 5 0.1 µF BYPASS +5 V 350 Ω OUTPUT VO MONITORING NODE 300 290 60 40 20 0 -60 -40 -20 RL = 1 kΩ GND VCM RL = 350 Ω RL = 350 Ω, 1 kΩ, 4 kΩ 0 20 40 60 80 100 + – PULSE GENERATOR Z O = 50 Ω TA – TEMPERATURE – °C VCM (PEAK) VCM VO 0V 5V SWITCH AT A: II = 0 mA VO (MIN.) SWITCH AT B: II = 7.5 mA VO (MAX.) 0.5 V CML Figure 12. Typical Rise and Fall Time vs. Temperature. CMH VO Figure 13. Test Circuit for Common Mode Transient Immunity and Typical Waveforms. GND BUS (BACK) ITH – INPUT THRESHOLD CURRENT – mA 5 4 3 RL = 350 Ω 2 1 RL = 1 kΩ RL = 4 kΩ VCC = 5.0 V VO = 0.6 V VCC BUS (FRONT) NC ENABLE (IF USED) 0.1µF NC NC OUTPUT 1 0 -60 -40 -20 0 20 40 60 80 100 0.1µF ENABLE (IF USED) TA – TEMPERATURE – °C NC OUTPUT 2 Figure 14. Typical Input Threshold Current vs. Temperature. 10 mm MAX. (SEE NOTE 1) Figure 15. Recommended Printed Circuit Board Layout. 1-324 Using the HCPL-2602/12 Line Receiver Optocouplers The primary objectives to fulfill when connecting an optocoupler to a transmission line are to provide a minimum, but not excessive, LED current and to properly terminate the line. The internal regulator in the HCPL2602/12 simplifies this task. Excess current from variable drive conditions such as line length variations, line driver differences, and power supply fluctuations are shunted by the regulator. In fact, with the LED current regulated, the line current can be increased to improve the immunity of the system to differential-mode-noise and to enhance the data rate capability. The designer must keep in mind the 60 mA input current maximum rating of the HCPL-2602/12 in such cases, and may need to use series limiting or shunting to prevent overstress. Design of the termination circuit is also simplified; in most cases the transmission line can simply be connected directly to the input terminals of the HCPL-2602/12 without the need for additional series or shunt resistors. If reversing line drive is used it may be desirable to use two HCPL2602/12 or an external Schottky diode to optimize data rate. termination,” but they do not interfere with circuit performance because the regulator clamps the line voltage. At longer line lengths, tPLH increases faster than tPHL since the switching threshold is not exactly halfway between asymptotic line conditions. If optimum data rate is desired, a series resistor and peaking capacitor can be used to equalize tPLH and tPHL. In general, the peaking capacitance should be as large as possible; however, if it is too large it may keep the regulator from achieving turn-off during the negative (or zero) excursions of the input signal. A safe rule: make C ≤ 16t where: C = peaking capacitance in picofarads t = data bit interval in nanoseconds then connected in ANTI-SERIES; however, because of the higher steady-state termination voltage, in comparison to the single HCPL-2602/12 termination, the forward current in the substrate diode is lower and consequently there is less junction charge to deal with when switching. Closing switch B with A open is done mainly to enhance common mode rejection, but also reduces propagation delay slightly because line-to-line capacitance offers a slight peaking effect. With switches A and B both CLOSED, the shield acts as a current return path which prevents either input substrate diode from becoming reversed biased. Thus the data rate is optimized as shown in Figure (c). Improved Noise Rejection Use of additional logic at the output of two HCPL-2602/12s, operated in the split phase termination, will greatly improve system noise rejection in addition to balancing propagation delays as discussed earlier. A NAND flip-flop offers infinite common mode rejection (CMR) for NEGATIVELY sloped common mode transients but requires tPHL > tPLH for proper operation. A NOR flip-flop has infinite CMR for POSITIVELY sloped transients but requires tPHL < tPLH for proper operation. An exclusive-OR flipflop has infinite CMR for common mode transients of EITHER polarity and operates with either tPHL > tPLH or tPHL < tPLH. With the line driver and transmission line shown in Figure (c), tPHL > tPLH, so NAND gates are preferred in the R-S flip-flop. A higher drive amplitude or Polarity Reversing Drive A single HCPL-2602/12 can also be used with polarity reversing drive (Figure b). Current reversal is obtained by way of the substrate isolation diode (substrate to collector). Some reduction of data rate occurs, however, because the substrate diode stores charge, which must be removed when the current changes to the forward direction. The effect of this is a longer tPHL. This effect can be eliminated and data rate improved considerably by use of a Schottky diode on the input of the HCPL-2602/12. For optimum noise rejection as well as balanced delays, a splitphase termination should be used along with a flip-flop at the output (Figure c). The result of current reversal in split-phase operation is seen in Figure (c) with switches A and B both OPEN. The coupler inputs are Polarity Non-Reversing Drive High data rates can be obtained with the HCPL-2602/12 with polarity non-reversing drive. Figure (a) illustrates how a 74S140 line driver can be used with the HCPL-2602/12 and shielded, twisted pair or coax cable without any additional components. There are some reflections due to the “active 1-325 Figure a. Polarity Non-Reversing. Figure b. Polarity Reversing, Single Ended.