IDT71P72804S167BQ

18Mb Pipelined QDR™II SRAM Burst of 2 Features x x x x x x Description Advance Information IDT71P72204 IDT71P72104 IDT71P72804 IDT71P72604 x x x x x x 18Mb Density (2Mx8, 2Mx9, 1Mx18, 512kx36) Separate, Independent Read and Write Data Ports Supports concurrent transactions Dual Echo Clock Output 2-Word Burst on all SRAM accesses DDR (Double Data Rate) Multiplexed Address Bus One Read and One Write request per clock cycle DDR (Double Data Rate) Data Buses Two word burst data per clock on each port Four word transfers per clock cycle (2 word bursts on 2 ports) Depth expansion through Control Logic HSTL (1.5V) inputs that can be scaled to receive signals from 1.4V to 1.9V. Scalable output drivers Can drive HSTL, 1.8V TTL or any voltage level from 1.4V to 1.9V. Output Impedance adjustable from 35 ohms to 70 ohms 1.8V Core Voltage (VDD) 165-ball, 1.0mm pitch, 13mm x 15mm fBGA Package JTAG Interface The IDT QDRIITM Burst of two SRAMs are high-speed synchronous memories with independent, double-data-rate (DDR), read and write data ports. This scheme allows simultaneous read and write access for the maximum device throughput, with two data items passed with each read or write. Four data word transfers occur per clock cycle, providing quad-data-rate (QDR) performance. Comparing this with standard SRAM common I/O (CIO), single data rate (SDR) devices, a four to one increase in data access is achieved at equivalent clock speeds. Considering that QDRII allows clock speeds in excess of standard SRAM devices, the throughput can be increased well beyond four to one in most applications. Using independent ports for read and write data access, simplifies system design by eliminating the need for bi-directional buses. All buses associated with the QDRII are unidirectional and can be optimized for signal integrity at very high bus speeds. The QDRII has scalable output impedance on its data output bus and echo clocks, allowing the user to tune the bus for low noise and high performance. The QDRII has a single DDR address bus with multiplexed read and write addresses. All read addresses are received on the first half of the clock cycle and all write addresses are received on the second half of the clock cycle. The read and write enables are received on the first half of the clock cycle. The byte and nibble write signals are received on both halves of the clock cycle simultaneously with the data they are controlling on the data input bus. The QDRII has echo clocks, which provide the user with a clock Functional Block Diagram (Note1) D (Note1) DATA REG DATA REG (Note1) WRITE DRIVER SENSE AMPS R W BWx (Note3) CTRL LOGIC 18M MEMORY ARRAY (Note4) OUTPUT REG SA (Note4) OUTPUT SELECT (Note2) ADD REG (Note2) WRITE/READ DECODE (Note1) Q K K C CLK GEN SELECT OUTPUT CONTROL CQ CQ C Notes 6109 drw 16 1) Represents 8 data signal lines for x8, 9 signal lines for x9, 18 signal lines for x18, and 36 signal lines for x36 2) Represents 20 address signal lines for x8 and x9, 19 address signal lines for x18, and 18 address signal lines for x36. 3) Represents 1 signal line for x9, 2 signal lines for x18, and four signal lines for x36. On x8 parts, the BW is a “nibble write” and there are 2 signal lines. 4) Represents 16 data signal lines for x8, 18 signal lines for x9, 36 signal lines for x18, and 72 signal lines for x36. MAY 2004 1 ©2003 Integrated Device Technology, Inc. “QDR SRAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, IDT, and Micron Technology, Inc. “ DSC-6109/0C IDT71P72204 (2M x 8-Bit), 71P72104 (2M x 9-Bit), 71P72804 (1M x 18-Bit) 71P72604 (512K x 36-Bit) Advance Information 18 Mb QDR II SRAM Burst of 2 Commercial Temperature Range that is precisely timed to the data output, and tuned with matching impedance and signal quality. The user can use the echo clock for downstream clocking of the data. Echo clocks eliminate the need for the user to produce alternate clocks with precise timing, positioning, and signal qualities to guarantee data capture. Since the echo clocks are generated by the same source that drives the data output, the relationship to the data is not significantly affected by voltage, temperature and process, as would be the case if the clock were generated by an outside source. All interfaces of the QDRII SRAM are HSTL, allowing speeds beyond SRAM devices that use any form of TTL interface. The interface can be scaled to higher voltages (up to 1.9V) to interface with 1.8V systems if necessary. The device has a VDDQ and a separate Vref, allowing the user to designate the interface operational voltage, independent of the device core voltage of 1.8V VDD. The output impedance control allows the user to adjust the drive strength to adapt to a wide range of loads and transmission lines. The device is capable of sustaining full bandwidth on both the input and output ports simultaneously. All data is in two word bursts, with addressing capability to the burst level. Echo Clock The echo clocks, CQ and CQ, are generated by the C and C clocks (or K, K if C, C are disabled). The rising edge of C generates the rising edge of CQ, and the falling edge of CQ. The rising edge of C generates the rising edge of CQ and the falling edge of CQ. This scheme improves the correlation of the rising and falling edges of the echo clock and will improve the duty cycle of the individual signals. The echo clock is very closely aligned with the data, guaranteeing that the echo clock will remain closely correlated with the data, within the tolerances designated. Read and Write Operations QDRII devices internally store the two words of the burst as a single, wide word and will retain their order in the burst. There is no ability to address to the single word level or reverse the burst order; however, the byte and nibble write signals can be used to prevent writing any individual bytes, or combined to prevent writing one word of the burst. Read operations are initiated by holding the read port select (R) low, and presenting the read address to the address port during the rising edge of K which will latch the address. The data will then be read and will appear at the device output at the designated time in correspondence with the C and C clocks. Write operations are initiated by holding the write port select (W) low and designating with the Byte Write inputs (BWx) which bytes are to be written (or NWx on x8 devices). The first word of the data must also be present on the data input bus D[X:0]. Upon the rising edge of K the first word of the burst will be latched into the input register. After K has risen, and the designated hold times observed, the second half of the clock cycle is initiated by presenting the write address to the address bus SA[X:0], the BWx (or NWx) inputs for the second data word of the burst, and the second data item of the burst to the data bus D[X:0]. Upon the rising edge of K, the second word of the burst will be latched, along with the designated address. Both the first and second words of the burst will then be written into memory as designated by the address and byte write enables. Clocking The QDRII SRAM has two sets of input clocks, namely the K, K clocks and the C, C clocks. In addition, the QDRII has an output “echo” clock, CQ, CQ. The K and K clocks are the primary device input clocks. The K clock is, used to clock in the control signals (R, W and BWx or NWx), the read address, and the first word of the data burst during a write operation. The K clock is used to clock in the control signals (BWx or NWx), write address and the second word of the data burst during a write operation. The K and K clocks are also used internally by the SRAM. In the event that the user disables the C and C clocks, the K and K clocks will also be used to clock the data out of the output register and generate the echo clocks. The C and C clocks may be used to clock the data out of the output register during read operations and to generate the echo clocks. C and C must be presented to the SRAM within the timing tolerances. The output data from the QDRII will be closely aligned to the C and C input, through the use of an internal DLL. When C is presented to the QDRII SRAM, the DLL will have already internally clocked the first data word to arrive at the device output simultaneously with the arrival of the C clock. The C and second data word of the burst will also correspond. Output Enables The QDRII SRAM automatically enables and disables the Q[X:0] outputs. When a valid read is in progress, and data is present at the output, the output will be enabled. If no valid data is present at the output (read not active), the output will be disabled (high impedance). The echo clocks will remain valid at all times and cannot be disabled or turned off. During power-up the Q outputs will come up in a high impedance state. Single Clock Mode The QDRII SRAM may be operated with a single clock pair. C and C may be disabled by tying both signals high, forcing the outputs and echo clocks to be controlled instead by the K and K clocks. Programmable Impedance An external resistor, RQ, must be connected between the ZQ pin on the SRAM and Vss to allow the SRAM to adjust its output drive impedance. The value of RQ must be 5X the value of the intended drive impedance of the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of +/- 10% is between 175 ohms and 350 ohms, with VDDQ = 1.5V. The output impedance is adjusted every 1024 clock cycles to correct for drifts in supply voltage and temperature. If the user wishes to drive the output impedance of the SRAM to it’s lowest value, the ZQ pin may be tied to VDDQ. DLL Operation The DLL in the output structure of the QDRII SRAM can be used to closely align the incoming clocks C and C with the output of the data, generating very tight tolerances between the two. The user may disable the DLL by holding Doff low. With the DLL off, the C and C (or K and K if C and C are not used) will directly clock the output register of the SRAM. With the DLL off, there will be a propagation delay from the time the clock enters the device until the data appears at the output. 6.42 2 IDT71P72204 (2M x 8-Bit), 71P72104 (2M x 9-Bit), 71P72804 (1M x 18-Bit) 71P72604 (512K x 36-Bit) Advance Information 18 Mb QDR II SRAM Burst of 2 Commercial Temperature Range Pin Definitions Symbol Pin Function Input Synchronous Description Data input signals, sampled on the rising edge of K and K clocks during valid write operations 2M x 8 -- D[7:0] 2M x 9 -- D[8:0] 1M x 18 -- D[17:0] 512K x 36 -- D[35:0] Byte Write Select 0, 1, 2, and 3 are active LOW. Sampled on the rising edge of the K and again on the rising edge of K clocks d uring write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. All the byte writes are sampled on the same edge as the data. Deselecting a Byte Write Select will cause the corresponding b yte of data to be ignored and not written in to the device. 2M x 9 -- B W 0 controls D[8:0] 1M x 18 -- B W 0 controls D[8:0] and B W 1 controls D[17:9] 512K x 36 -- B W 0 controls D[8:0], B W 1 controls D[17:9], B W 2 controls D[26:18] and B W 3 controls D[35:27] Nibble Write Select 0 and 1 are active LOW. Available only on x8 bit parts instead of Byte Write Selects. Sampled on the rising edge of the K and K clocks during write operations. Used to select which nibble is written into the device during the current portion of the write operations. Nibbles not written remain unaltered. All the nibble writes are sampled on the same edge as the data. Deselecting a Nibble Write Select will cause the corresponding nibble of data to be ignored and not written in to the device. Address Inputs. Read addresses are sampled on the rising edge of K clock during active read operations. Write addresses are sampled on the rising edge of K clock during active write operations. These address inputs are multiplxed, so that both a read and write operation can occur on the same clock cycle. These inputs are ignored when the appropriate port is deselected. Data Output signals. These pins drive out the requested data during a Read operation. Valid data is driven out on the rising edge of both the C and C clocks during Read operations or K and K when operating in single clock mode. When the Read port is deselected, Q[X:0] are automatically three-stated. D[X:0] BW 0, B W 1 BW2, B W 3 Input Synchronous NW 0, NW 1 Input Synchronous SA Input Synchronous Q[X:0] Output Synchronous W Input Synchronous Write Control Logic active Low. Sampled on the rising edge of the positive input clock (K). When asserted active, a write operation in initiated. Deasserting will deselect the Write port. Deselecting the Write port will cause D[X:0] to be ignored. Read Control Logic, active LOW. Sampled on the rising edge of Positive Input Clock (K). When active, a Read operation is initiated. Deasserting will cause the Read port to be deselected. When deselected, the pending access is allowed to complete and the output drivers are automatically three-stated following the next rising edge of the C clock. Each read access consists of a burst of two sequential transfer. Positive Output Clock Input. C is used in conjunction with C to clock out the Read data from the device. C and C can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details. Negative Output Clock Input. C is used in conjunction with C to clock out the Read data from the device. C and C can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details. Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs to the device and to drive out data through Q[X:0] when in single clock mode. All accesses are initiated on the rising edge of K. Negative Input Clock Input. K is used to capture synchronous inputs being presented to the device and to drive out data thro ugh Q[X:0] when in single clock mode. Synchronous Echo clock outputs. The rising edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals are free running and do not stop when the output data is tri-stated. Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus impedance. Q[X:0] output impedance is set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternately, this pin can be connected directly to V DDQ, which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected. 6109 tbl 02a R Input Synchronous C Input Clock C Input Clock K Input Clock K Input Clock CQ, C Q Output Clock ZQ Input 6.42 3 IDT71P72204 (2M x 8-Bit), 71P72104 (2M x 9-Bit), 71P72804 (1M x 18-Bit) 71P72604 (512K x 36-Bit) Advance Information 18 Mb QDR II SRAM Burst of 2 Commercial Temperature Range Pin Definitions continued Symbol Pin Function Description DLL Turn Off. When low this input will turn off the DLL inside the device. The AC timings with the DLL turned off will be different from those listed in this data sheet. There will be an increased propagation delay from the incidence of C and C to Q, or K and K to Q as configured. The propagation delay is not a tested parameter, but will be similar to the propagation delay of other SRAM devices in this speed grade. TDO pin for JTAG TCK pin for JTAG. TDI pin for JTAG. An internal resistor will pull TDI to V DD when the pin is unconnected. TMS pin for JTAG. An internal resistor will pull TMS to V DD when the pin is unconnected. Doff Input TDO TCK TDI TMS NC Output Input Input Input No Connect No connects inside the package. Can be tied to any voltage level Input Reference Power Supply Ground Power Supply Reference Voltage input. Static input used to set the reference level for HSTL inputs and Outputs as well as AC measurement points. Power supply inputs to the core of the device. Should be connected to a 1.8V power supply. Ground for the device. Should be connected to ground of the system. Power supply for the outputs of the device. Should be connected to a 1.5V power supply for HSTL or scaled to the desired output voltage. 6109 tbl 02b VREF VDD VSS VDDQ 6.42 4 IDT71P72204 (2M x 8-Bit), 71P72104 (2M x 9-Bit), 71P72804 (1M x 18-Bit) 71P72604 (512K x 36-Bit) Advance Information 18 Mb QDR II SRAM Burst of 2 Commercial Temperature Range Pin Configuration 2M x 8 1 A B C D E F G H J K L M N P R 2 VSS/ SA (2) NC NC D4 NC NC D5 V REF NC NC Q6 NC D7 NC TCK 3 SA NC NC NC Q4 NC Q5 VDDQ NC NC D6 NC NC Q7 SA 4 5 6 7 NC 8 9 SA NC NC NC NC NC NC VDDQ NC NC NC NC NC NC SA 10 VSS/ SA ( 1) NC NC NC D2 NC NC VREF Q1 NC NC NC NC NC TMS 6109 tbl 12 11 CQ Q3 D3 NC Q2 NC NC ZQ D1 NC Q0 D0 NC NC TDI CQ NC NC NC NC NC NC W SA VSS VSS V DDQ V DDQ V DDQ V DDQ V DDQ V DDQ V DDQ VSS VSS SA SA NW 1 NC SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA K K SA VSS VSS VSS VSS VSS VSS VSS VSS VSS SA C R SA V SS V SS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ V SS V SS SA SA NW 0 SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA Doff NC NC NC NC NC NC TDO C 165-ball FBGA Pinout TOP VIEW NOTES: 1. A10 is reserved for the 36Mb expansion address. 2. A2 is reserved for the 72Mb expansion address. 6.42 5 IDT71P72204 (2M x 8-Bit), 71P72104 (2M x 9-Bit), 71P72804 (1M x 18-Bit) 71P72604 (512K x 36-Bit) Advance Information 18 Mb QDR II SRAM Burst of 2 Commercial Temperature Range Pin Configuration 2M x 9 1 A B C D E F G H J K L M N P R 2 VSS/ SA ( 2) NC NC D4 NC NC D5 VREF NC NC Q6 NC D7 NC TCK 3 SA NC NC NC Q4 NC Q5 VDDQ NC NC D6 NC NC Q7 SA 4 5 NC NC SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA 6 7 NC 8 9 SA NC NC NC NC NC NC VDDQ NC NC NC NC NC NC SA 10 VSS/ SA ( 1) NC NC NC D2 NC NC VREF Q1 NC NC NC NC D8 TMS 11 CQ Q3 D3 NC Q2 NC NC ZQ D1 NC Q0 D0 NC Q8 TDI CQ NC NC NC NC NC NC W SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA K K SA VSS VSS VSS VSS VSS VSS VSS VSS VSS SA C R SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA BW SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA Doff NC NC NC NC NC NC TDO C 6109 tb l 12a 165-ball FBGA Pinout TOP VIEW NOTES: 1. A10 is reserved for the 36Mb expansion address. 2. A2 is reserved for the 72Mb expansion address. 6.42 6 IDT71P72204 (2M x 8-Bit), 71P72104 (2M x 9-Bit), 71P72804 (1M x 18-Bit) 71P72604 (512K x 36-Bit) Advance Information 18 Mb QDR II SRAM Burst of 2 Commercial Temperature Range Pin Configuration 1M x 18 1 A B C D E F G H J K L M N P R 2 VSS/ SA ( 3) Q9 NC D11 NC Q12 D13 VREF NC NC Q15 NC D17 NC TCK 3 NC/ SA ( 1) D9 D10 Q10 Q11 D12 Q13 VDDQ D14 Q14 D15 D16 Q16 Q17 SA 4 5 6 7 NC 8 9 SA NC NC NC NC NC NC VDDQ NC NC NC NC NC NC SA 10 VSS/ SA ( 2) NC Q7 NC D6 NC NC VREF Q4 D3 NC Q1 NC D0 TMS 11 CQ Q8 D8 D7 Q6 Q5 D5 ZQ D4 Q3 Q2 D2 D1 Q0 TDI CQ NC NC NC NC NC NC W SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA BW1 NC SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA K K SA VSS VSS VSS VSS VSS VSS VSS VSS VSS SA C R SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA BW0 SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA Doff NC NC NC NC NC NC TDO C 6109 tbl 12b 165-ball FBGA Pinout TOP VIEW NOTES: 1. A3 is reserved for the 36Mb expansion address. 2. A10 is reserved for the 72Mb expansion address. This must be tied or driven to VSS on the 1M x 18 QDRII Burst of 2 (71P72804) devices. 3. A2 is reserved for the 144Mb expansion address. This must be tied or driven to VSS on the 1M x 18 QDRII Burst of 2 (71P72804) devices. 6.42 7 IDT71P72204 (2M x 8-Bit), 71P72104 (2M x 9-Bit), 71P72804 (1M x 18-Bit) 71P72604 (512K x 36-Bit) Advance Information 18 Mb QDR II SRAM Burst of 2 Commercial Temperature Range Pin Configuration 512K x 36 1 A B C D E F G H J K L M N P R 2 VSS/ SA ( 4) Q18 Q28 D20 D29 Q21 D22 VREF Q31 D32 Q24 Q34 D26 D35 TCK 3 NC/ SA ( 2) D18 D19 Q19 Q20 D21 Q22 VDDQ D23 Q23 D24 D25 Q25 Q26 SA 4 5 6 7 8 9 NC/ SA ( 1) D17 D16 Q16 Q15 D14 Q13 VDDQ D12 Q12 D11 D10 Q10 Q9 SA 10 VSS/ SA ( 3) Q17 Q7 D15 D6 Q14 D13 VREF Q4 D3 Q11 Q1 D9 D0 TMS 11 CQ Q8 D8 D7 Q6 Q5 D5 ZQ D4 Q3 Q2 D2 D1 Q0 TDI CQ Q27 D27 D28 Q29 Q30 D30 W SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA BW2 BW3 SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA K K SA VSS VSS VSS VSS VSS VSS VSS VSS VSS SA C BW1 BW0 SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA R SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA Doff D31 Q32 Q33 D33 D34 Q35 TDO C 6109 tb l 12c 165-ball FBGA Pinout TOP VIEW NOTES: 1. A9 is reserved for the 36Mb expansion address. 2. A3 is reserved for the 72Mb expansion address. 3. A10 is reserved for the 144Mb expansion address. This must be tied or driven to VSS on the 512K x 36 QDRII Burst of 2 (71P72604) devices. 4. A2 is reserved for the 288Mb expansion address. This must be tied or driven to VSS on the 512K x 36 QDRII Burst of 2 (71P72604) devices. 6.42 8 IDT71P72204 (2M x 8-Bit), 71P72104 (2M x 9-Bit), 71P72804 (1M x 18-Bit) 71P72604 (512K x 36-Bit) Advance Information 18 Mb QDR II SRAM Burst of 2 Commercial Temperature Range Absolute Maximum Ratings (1) Sym bol V TE R M V TE R M V TE R M V TE R M T B IA S T S TG IO U T Rating S up p ly Vo ltag e o n V D D w ith Re s p e ct to G ND S up p ly Vo ltag e o n V D DQ w ith Re s p e ct to G ND Vo lta g e o n Inp ut te rm inals with re s p e c t to GND . Vo ltag e o n Outp ut and I/O te rm inals with re s p e c t to G ND. Te m p e rature Und e r B ias S to rag e Te m p e rature Co ntinuo us Curre nt into Outp uts Value –0.5 to + 2.9 –0.5 to V D D + 0.3 –0.5 to V D D + 0.3 -0.5 to V DD Q + 0.3 –55 to + 125 –65 to + 150 + 20 (2) Unit V V V V °C °C mA Capacitance (TA = +25°C, f = 1.0MHz)(1) Symbol CIN CCLK CO Parameter Input Capacitance Clock Input Capacitance Output Capacitance V DD = 1.8V VDDQ = 1.5V Conditions Max. 5 6 7 Unit pF pF pF 6109 tbl 06 NOTE: 1. Tested at characterization and retested after any design or process change that may affect these parameters. NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. VDDQ must not exceed VDD during normal operation. 610 9 t b l 0 5 Recommended DC Operating and Temperature Conditions Symbol V DD V DDQ V SS VREF TA Parameter Power Supply Voltage I/O Supply Voltage Ground Input Reference Voltage Ambient Temperature (1) Min. 1.7 1.4 0 0.68 0 Typ. 1.8 1.5 0 VDDQ /2 25 Max. 1.9 1.9 0 0.95 +70 Unit V V V V o c Write Descriptions (1,2) Signal Write Byte 0 Write Byte 1 Write Byte 2 Write Byte 3 Write Nibble 0 Write Nibble 1 NOTE: 1. During production testing, the case temperature equals the ambient temperature. 6109 tbl 04 BW0 L X X X X X BW1 X L X X X X BW2 X X L X X X BW3 X X X L X X NW 0 X X X X L X NW 1 X X X X X L 6109 tbl 09 NOTES: 1) All byte write (BW x) and nibble write (NWx) signals are sampled on the rising edge of K and again on K. The data that is present on the data bus in the designated byte/nibble will be latched into the input if the corresponding BWx or NW x is held low. The rising edge of K will sample the first byte/nibble of the two word burst and the rising edge of K will sample the second byte/nibble of the two word burst. 2) The availability of the BWx or NWx on designated devices is described in the pin description table. 3) The QDRII Burst of two SRAM has data forwarding. A read request that is initiated on the same cycle as a write request to the same address will produce the newly written data in response to the read request. 6.42 9 IDT71P72204 (2M x 8-Bit), 71P72104 (2M x 9-Bit), 71P72804 (1M x 18-Bit) 71P72604 (512K x 36-Bit) Advance Information 18 Mb QDR II SRAM Burst of 2 Commercial Temperature Range Application Example W SRAM #1 D SA R W B W 0 B W 1 C C ZQ Q KK 250 SRAM #4 VT R Data In Data Out Address Ω D SA R W BW 0 BW 1 C C ZQ Q KK R R R R R 250 Ω R W BWx/NWx VT MEMORY CONTROLLER Return CLK Source CLK Return CLK Source CLK VT VT R R R = 50Ω VT = VREF 6109 drw 20 610 .42 IDT71P72204 (2M x 8-Bit), 71P72104 (2M x 9-Bit), 71P72804 (1M x 18-Bit) 71P72604 (512K x 36-Bit) Advance Information 18 Mb QDR II SRAM Burst of 2 Commercial Temperature Range DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 1.8 ± 100mV, VDDQ = 1.4V to 1.9V) Parameter Input Leakage Current Output Leakage Current Symbol IIL IOL Test Conditions VDD = Max VIN = VSS to VDDQ Output Disabled VDD = Max, IOUT = 0mA (outputs open), Cycle Time > tKHKH Min Device Deselected (in NOP state), Iout = 0mA (outputs open), f=Max, All Inputs VDD -0.2V RQ = 250Ω, IOH = -15mA RQ = 250Ω, IOL = 15mA IOH = -0.1mA IOL = 0.1mA 250MHZ 200MHZ 167MHZ 250MHZ 200MHZ 167MHZ Min -10 -10 VDDQ/2-0.12 VDDQ/2-0.12 VDDQ-0.2 VSS Max +10 +10 TBD TBD TBD TBD TBD TBD VDDQ/2+0.12 VDDQ/2+0.12 VDDQ 0.2 V V V V 3,7 4,7 5 6 6109 tbl 10c Unit µA µA Note Operating Current (x36,x18,x9,x8): DDR IDD mA 1 Standby Current: NOP ISB1 mA 2 Output High Voltage Output Low Voltage Output High Voltage Output Low Voltage VOH1 VOL1 VOH2 VOL2 NOTES: 1. Operating Current is measured at 100% bus utilization. 2. Standby Current is only after all pending read and write burst operations are completed. 3. Outputs are impedance-controlled. IOH = -(VDDQ/2)/(RQ/5) and is guaranteed by device characterization for 175Ω < RQ < 350 Ω. This parameter is tested at RQ = 250Ω, which gives a nominal 50Ω output impedance. 4. Outputs are impedance-controlled. IOL = (V DDQ/2)/(RQ/5) and is guaranteed by device characterization for 175Ω < RQ < 350Ω. This parameter is tested at RQ = 250Ω, which gives a nominal 50Ω output impedance. 5. This measurement is taken to ensure that the output has the capability of pulling to the VDDQ rail, and is not intended to be used as an impedance measurement point. 6. This measurement is taken to ensure that the output has the capability of pulling to Vss, and is not intended to be used as an impedance measurement point. 7. Programmable Impedance Mode. 611 .42 IDT71P72204 (2M x 8-Bit), 71P72104 (2M x 9-Bit), 71P72804 (1M x 18-Bit) 71P72604 (512K x 36-Bit) Advance Information 18 Mb QDR II SRAM Burst of 2 Commercial Temperature Range Input Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 1.8 ± 100mV, VDDQ = 1.4V to 1.9V) PARAMETER Input High Voltage, DC Input Low Voltage, DC Input High Voltage, AC Input Low Voltage, AC SYMBOL V IH (DC ) VIL (DC) VIH (AC) VIL (AC) MIN VREF +0.1 -0.3 VREF +0.2 MAX V DDQ +0.3 VREF -0.1 VREF -0.2 UNIT V V V V NOTES 1,2 1,3 4,5 4,5 6109 tbl 10d NOTES: 1. These are DC test criteria. DC design criteria is VREF + 50mV. The AC VIH/VIL levels are defined separately for measuring timing parameters. 2. VIH (Max) DC = VDDQ+0.3, VIH (Max) AC = VDD +0.5V (pulse width