MC88LV926

Freescale Semiconductor Technical Data DATA SHEET Document Number: MC88LV926 Rev. 7, 4/2006 Low Skew CMOS PLL 68060 Clock Low Driver Skew CMOS PLL 68060 MC88LV926 Clock Driver The MC88LV926 Clock Driver utilizes phase-locked loop technology to lock its low skew outputs' frequency and phase onto an input reference clock. It is designed to provide clock distribution for CISC microprocessor or single processor RISC systems. The RST_IN/RST_OUT(LOCK) pins provide a processor reset function designed specifically for the MC68/EC/LC030/040/060 microprocessor family. To support the 68060 processor, the 88LV926 operates from a 3.3 V supply. The PLL allows the high current, low skew outputs to lock onto a single clock input and distribute it to multiple locations on a board. The PLL also allows the MC88LV926 to multiply a low frequency input clock and distribute it locally at a higher (2X) system frequency. Features • • • • • 2X_Q Output Meets All Requirements of the 50 and 66 MHz 68060 Microprocessor PCLK Input Specifications Low Voltage 3.3 V VCC Three Outputs (Q0–Q2) with Output–Output Skew 1500 Unit V V V °C V Table 4. DC Characteristics (TA = 0°C to 70°C; VCC = 3.3 V ± 0.3 V)(1) Symbol VIH VIL VOH Parameter Minimum High Level Input Voltage(1) VCC 3.0 3.3 3.0 3.3 3.0 3.3 Guaranteed Limits 2.0 2.0 0.8 0.8 2.2 2.5 Unit V V V Condition VOUT = 0.1V or VCC – 0.1V VOUT = 0.1V or VCC – 0.1V VIN = VIH or VIL = –24mA IOH = –24mA VIN = VIH or VIL = +24mA(2) IOH = +24mA μA mA mA mA μA VI = VCC, GND VI = VCC – 2.1V VOLD = 1.25V Max VOHD = 2.35 Min VI = VCC, GND Minimum Low Level Input Voltage Minimum High Level Output Voltage VOL Minimum Low Level Output Voltage 3.0 3.3 0.55 0.55 V IIN ICCT IOLD IOHD ICC Maximum Input Leakage Current Maximum ICC/Input Minimum Dynamic(4) Output Current 3.3 3.3 3.3 3.3 ±1.0 2.0 (3) 50 –50 750 Maximum Quiescent Supply Current 3.3 1. The MC88LV926 can also be operated from a 3.3V supply. VOH output levels will vary 1:1 with VCC, input levels and current specs will be unchanged, except VIH; when VCC > 4.0 volts, VIH minimum level is 2.7 volts. 2. IOL is +12mA for the RST_OUT output. 3. Maximum test duration 2.0ms, one output loaded at a time. 4. The PLL_EN input pin is not guaranteed to meet this specification. IDT™ Low Skew CMOS PLL 68060 Clock Driver MC88LV926 MC88LV926 3 A Timing Clock Drivers Device has FreescaledvancedSolutions OrganizationData been acquired by Integrated Device Technology, Inc Freescale Semiconductor 3 MC88LV926 Low Skew CMOS PLL 68060 Clock Driver NETCOM RST_OUT RST_IN Lock Indicator RESET_OUT Q ÷2 R 2X_Q SYNC1 PFD CH PUMP VCO Q ÷4 R Q ÷4 R Q ÷4 R Q ÷4 R Q0 PLL_EN ÷8 0 1 Q1 Q2 Q3 Power–On Reset Delay CLKEN ÷4 R MR Figure 2. MC88LV926 Logic Block Diagram Table 5. Sync Input Timing Requirements Symbol tRISE/FALL SYNC Input tCYCLE, SYNC Input Duty Cycle Parameter Rise/Fall Time, SYNC Input From 0.8V to 2.0V Input Clock Period SYNC Input(1) Duty Cycle, SYNC Input Minimum – 1 f2X_Q/4 50% ± 25% Maximum 5.0 200(1) Unit ns ns 1. When VCC > 4.0 volts, Maximum SYNC Input Period is 125 ns. MC88LV926 IDT™ Low Skew CMOS PLL 68060 Clock Driver MC88LV926 Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Advanced Clock Drivers Device Data 4 Freescale Semiconductor 4 MC88LV926 Low Skew CMOS PLL 68060 Clock Driver NETCOM Table 6. Frequency Specifications (TA = 0°C to 70°C; VCC = 3.3 V ± 0.3 V Symbol Fmax (2X_Q) Fmax (‘Q') Parameter Maximum Operating Frequency, 2X_Q Output Maximum Operating Frequency, Q0–Q3 Outputs Guaranteed Minimum 66 33 Unit MHz MHz NOTE: Maximum Operating Frequency is guaranteed with the 88LV926 in a phase-locked condition. Table 7. AC Characteristics (TA = 0°C to 70°C; VCC = 3.3V ± 0.3V Symbol tRISE/FALL All Outputs tRISE/FALL 2X_Q Output tpulse width(a)(1) (Q0, Q1, Q2, Q3) tpulse width(b)(1) (2X_Q Output) tSKEWr(2) (Rising) tSKEWf(2) (Falling) tSKEWall(2) Parameter Rise/Fall Time, into 50Ω Load Rise/Fall Time into a 50Ω Load Minimum 0.3 0.5 0.5tcycle – 0.5 0.5tcycle – 0.5 – Maximum 1.6 1.6 0.5tcycle + 0.5 0.5tcycle + 0.5 500 Unit ns ns ns ns ps Condition tRISE – 0.8 V to 2.0 V tFALL – 2.0 V to 0.8 V tRISE – 0.8 V to 2.0 V tFALL – 2.0 V to 0.8 V 50 Ω Load Terminated to VCC/ 2 (See Application Note 3) 50 Ω Load Terminated to VCC/ 2 (See Application Note 3) Into a 50Ω Load Terminated to VCC/2 (See Timing Diagram in Figure 6) Into a 50 Ω Load Terminated to VCC/2 (See Timing Diagram in Figure 6) Into a 50 Ω Load Terminated to VCC/2 (See Timing Diagram in Figure 6) Into a 50 Ω Load Terminated to VCC/2 (See Timing Diagram in Figure 6) Output Pulse Width Q0, Q1, Q2, Q3 at 1.65V Output Pulse Width 2X_Q at 1.65V Output–to–Output Skew Between Outputs Q0–Q2 (Rising Edge Only) Output–to–Output Skew Between Outputs Q0–Q2 (Falling Edge Only) Output–to–Output Skew 2X_Q, Q0–Q2, Q3 Output–to–Output Skew QCLKEN to 2X_Q 2X_Q = 50 MHz 2X_Q = 66 MHz Phase–Lock Acquisition Time, All Outputs to SYNC Input Propagation Delay, MR to Any Output (High–Low) Reset Recovery Time rising MR edge to falling SYNC edge(6) Minimum Pulse Width, MR input Low Minimum Pulse Width, RST_IN Low – 1.0 ns – 750 ps tSKEW QCLKEN(1) (2) ns 9.7(3) 7.0(3) 1 1.5 9 5 10 1.5 1016 ‘Q' Cycles (508 Q/2 Cycles) 10 13.5 – – – 16.5 1024 ‘Q' Cycles (512 Q/2 Cycles) ms ns ns ns ns ns ns – tLOCK(4) tPHL MR – Q(1) tREC, MR to SYNC(1)(5) tW, MR LOW(1) (5) tW, RST_IN LOW(1) tPZL(1) tPLZ(1) Into a 50 Ω Load Terminated to VCC/2 When in Phase–Lock Output Enable Time RST_IN Low to RST_OUT Low Output Enable Time RST_IN High to RST_OUT High Z See Application Notes, Note 5 See Application Notes, Note 5 1. These specifications are not tested, they are guaranteed by statistical characterization. See Application Note 1 for a discussion of this methodology. 2. Under equally loaded conditions and at a fixed temperature and voltage. 3. Guaranteed that QCLKEN will meet the setup and hold time requirement of the 68060. 4. With VCC fully powered–on: tCLOCK Max is with C1 = 0.1 μF; tLOCK Min is with C1 = 0.01 μF. 5. Specification is valid only when the PLL_EN pin is low. 6. See Application Notes, Note 4 for the distribution in time of each output referenced to SYNC. IDT™ Low Skew CMOS PLL 68060 Clock Driver MC88LV926 MC88LV926 5 A Timing Clock Drivers Device has FreescaledvancedSolutions OrganizationData been acquired by Integrated Device Technology, Inc Freescale Semiconductor 5 MC88LV926 Low Skew CMOS PLL 68060 Clock Driver NETCOM APPLICATION NOTES 1. Statistical characterization techniques were used to guarantee those specifications which cannot be measured on the ATE. MC88LV926 units were fabricated with key transistor properties intentionally varied to create a 14 cell designed experimental matrix. IC performance was characterized over a range of transistor properties (represented by the 14 cells) in excess of the expected process variation of the wafer fabrication area. IC performance to each specification and fab variation were used to set performance limits of ATE testable specifications within those which are to be guaranteed by statistical characterization. In this way, all units passing the ATE test will meet or exceed the nontested specifications limits. A 470 KΩ or 1 MΩ resistor tied to either Analog VCC or Analog GND, as shown in Figure 3, is required to ensure no jitter is present on the MC88LV926 outputs. This technique causes a phase offset between the SYNC input and the Q0 output, measured at the pins. The tPD spec describes how this offset varies with process, temperature, and voltage. The specs were arrived at by measuring the phase relationship for the 14 lots described in note 1 while the part was in phaselocked operation. The actual measurements were made with a 10 MHz SYNC input (1.0 ns edge rate from 0.8 V to 2.0 V). The phase measurements were made at 1.5 V. See Figure 3 for a graphical description. Two specs (tRISE/FALL and tPULSE Width 2X_Q output, see AC Specifications) guarantee that the MC88LV926 meets the 33 MHz and 66 MHz 68060 P-Clock input specification. 3. 2. RC1 External Loop Filter 330 Ω 0.1 μF R2 C1 1 MΩ or 470 K Ω Reference Resistor 1 MΩ or 470 KΩ Reference Resistor Analog VCC RC1 R2 C1 330 Ω 0.1 μF Analog GND With the 470 KΩ resistor tied in this fashion, the TPD specification measured at the input pins is: tPD = 2.25 ns ± 1.0 ns (Typical Values) 3V SYNC InputT 2.25 ns Offset SYNC Input 5V Q0 Output Analog GND With the 470 KΩ resistor tied in this fashion, the TPD specification measured at the input pin is: tPD = –0.80 ns ± 0.30 ns 3V –0.8 ns Offset 5V Q0 OutputT Figure 3. Depiction of the Fixed SYNC to Q0 Offset (tPD) Which Is Present When a 470 KΩ Resistor Is Tied to VCC or Ground RST_OUT Pin VCC 1K Internal Logic CL Analog GND Figure 4. RST_OUT Test Circuit MC88LV926 IDT™ Low Skew CMOS PLL 68060 Clock Driver MC88LV926 Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Advanced Clock Drivers Device Data 6 Freescale Semiconductor 6 MC88LV926 Low Skew CMOS PLL 68060 Clock Driver NETCOM 2X_Q 12.5 MHz Crystal Oscillator SYNC MR PLL_EN RST_IN Q0 Q1 Q2 Q3 QCLKEN RST_OUT 66 MHz P–Clock Output 33 MHz B–Clock and System Outputs Delay 33 MHz CLKEN Output Figure 5. Logical Representation of the MC88LV926 With Input/Output Frequency Relationships SYNC Input tCYCLE SYNC Input tSKEWall tSKEWf tSKEWr tSKEWf tSKEWr Q0–Q3 Outputs tCYCLE ‘Q' Outputs 2X_Q Output QCLKEN tSKEWQCLKEN tSKEWQCLKEN NOTES: 1. The MC88LV926 aligns rising edges of the outputs and the SYNC input, therefore the SYNC input does not require a 50% duty cycle. 2. All skew specs are measured between the VCC/2 crossing point of the appropriate output edges. All skews are specified as “windows”, not as a ± deviation around a center point. Figure 6. Output/Input Switching Waveforms and Timing Relationships 4. The tPD spec includes the full temperature range from 0°C to 70°C and the full VCC range from 3.0 V to 3.3 V. If the ΔT and ΔVCC is a given system are less than the specification limits, the tPD spec window will be reduced. The RST_OUT pin is an open drain N–Channel output. Therefore an external pull–up resistor must be provide to pull up the RST_OUT pin when it goes into the high impedance state (after the MC88LV926 is phase-locked to the reference input with RST_IN held high or 1024 ‘Q' cycles after the RST_IN pin goes high when the part is locked). In the tPLZ and tPZL specifications, a 1 KΩ resistor is used as a pull-up as shown in Figure 3. 5. IDT™ Low Skew CMOS PLL 68060 Clock Driver MC88LV926 MC88LV926 7 A Timing Clock Drivers Device has FreescaledvancedSolutions OrganizationData been acquired by Integrated Device Technology, Inc Freescale Semiconductor 7 MC88LV926 Low Skew CMOS PLL 68060 Clock Driver NETCOM NOTES CONCERNING LOOP FILTER AND BOARD LAYOUT ISSUES Figure 7 shows a loop filter and analog isolation scheme which will be effective in most applications. The following guidelines should be followed to ensure stable and jitter-free operation: 1a. All loop filter and analog isolation components should be tied as close to the package as possible. Stray current passing through the parasitics of long traces can cause undesirable voltage transients at the RC1 pin. 1b. The 47 Ω resistors, the 10 μF low frequency bypass capacitor, and the 0.1 μF high frequency bypass capacitor form a wide bandwidth filter that will make the 88LV926 PLL insensitive to voltage transients from the system digital VCC supply and ground planes. This filter will typically ensure that a 100mV step deviation on the digital VCC supply will cause no more than a 100 ps phase deviation on the 88LV926 outputs. A 250 mV step deviation on VCC using the recommended filter values will cause no more than a 250 ps phase deviation; if a 25 μF bypass capacitor is used (instead of 10 μF) a 250 mV VCC step will cause no more than a 100 ps phase deviation. If good bypass techniques are used on a board design near components which may cause digital VCC and ground noise, the above described VCC step deviations should not occur at the 88LV926's digital VCC supply. The purpose of the bypass filtering scheme shown in 1. Figure 6 is to give the 88LV926 additional protection from the power supply and ground plane transients that can occur in a high frequency, high speed digital system. 1c. There are no special requirements set forth for the loop filter resistors (470 K and 33 0Ω). The loop filter capacitor (0.1uF) can be a ceramic chip capacitor, the same as a standard bypass capacitor. 1d. The 470 K reference resistor injects current into the internal charge pump of the PLL, causing a fixed offset between the outputs and the SYNC input. This also prevents excessive jitter caused by inherent PLL dead– band. If the VCO (2X_Q output) is running above 40 MHz, the 470 K resistor provides the correct amount of current injection into the charge pump (2–3 μA). If the VCO is running below 40 MHz, a 1 MΩ reference resistor should be used (instead of 470 K). 2. In addition to the bypass capacitors used in the analog filter of Figure 7, there should be a 0.1 μF bypass capacitor between each of the other (digital) four VCC pins and the board ground plane. This will reduce output switching noise caused by the 88LV926 outputs, in addition to reducing potential for noise in the ‘analog' section of the chip. These bypass capacitors should also be tied as close to the 88LV926 package as possible. Board VCC NOTE: Further loop optimization may occur. 47 Ω 5 10 μF Low Freq Bias 0.1 μF High Freq Bias 470 KΩ or 1 MΩ 0.1 μF (Loop Filter Cap) 7 47 Ω Analog GND 330 Ω 6 RC1 Analog Loop Filter/VCO Section of the MC88LV926 20-Pin SOIC Package (not drawn to scale) Analog VCC Board GND A separate Analog power suppy is not necessary and should not be used. Following these prescribed guidelines is all that is necessary to use the MC88LV926 in a normal digital environment. Figure 7. Recommended Loop Filter and Analog Isolation Scheme for the MC88LV926 MC88LV926 IDT™ Low Skew CMOS PLL 68060 Clock Driver MC88LV926 Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Advanced Clock Drivers Device Data 8 Freescale Semiconductor 8 MC88LV926 Low Skew CMOS PLL 68060 Clock Driver NETCOM MC68060 16.67 MHz X–TAL Oscillator SYNC 2X_Q QCLKEN Q0 Q1 Q2 Q3 RST_OUT Memory Module 66MHz PCLK CLKEN Reset ASIC ASIC 33MHz System Reset RST_IN Figure 8. Typical MC88LV926/MC68060 System Configuration IDT™ Low Skew CMOS PLL 68060 Clock Driver MC88LV926 MC88LV926 9 A Timing Clock Drivers Device has FreescaledvancedSolutions OrganizationData been acquired by Integrated Device Technology, Inc Freescale Semiconductor 9 MC88LV926 Low Skew CMOS PLL 68060 Clock Driver NETCOM PACKAGE DIMENSIONS 10X PIN NUMBER 10.55 10.05 0.25 M B 2.65 2.35 A 0.25 0.10 20X 1 20 0.49 0.35 0.25 6 M TAB PIN 1 INDEX 18X 1.27 A 4 12.95 12.65 A 10 11 T 20X SEATING PLANE 7.6 7.4 5 B 0.1 T 0.75 X45˚ 0.25 0.32 0.23 1.0 0.4 SECTION A-A 7˚ 0˚ NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY. 4. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY. 5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY. 6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE WIDTH TO EXCEED 0.62 MM. CASE 751D-06 ISSUE H 20-LEAD SOIC PACKAGE MC88LV926 IDT™ Low Skew CMOS PLL 68060 Clock Driver Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 10 10 MC88LV926 Advanced Clock Drivers Devices Freescale Semiconductor MC88LV926 MPC92459 PART NUMBERS Low Skew CMOS PLL LVDS Clock Synthesizer 900 MHzPRODUCT NAME AND DOCUMENT TITLE INSERT Low Voltage 68060 Clock Driver NETCOM NETCOM Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support netcom@idt.com 480-763-2056 Corporate Headquarters Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.) Asia Pacific and Japan Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505 Europe IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339 © 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA XX-XXXX-XXXXX