ICE3PCS02G

Version 2.0, 5 May 2010 CCM-PFC ICE3PCS02G Standalone Power Factor Correction (PFC) Controller in Continuous Conduction Mode (CCM) Pow e r M a na ge m e nt & S upply CCM-PFC Revision History: Datasheet Edition 2010-05-05 Published by Infineon Technologies AG 81726 Munich, Germany © Infineon Technologies AG 05/05/10. All Rights Reserved. Legal Disclaimer The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party. Information For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com). Warnings Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered. CCM-PFC ICE3PCS02G Standalone Power Factor Correction (PFC) Controller in Continuous Conduction Mode (CCM) Product Highlights • • • • • • • High efficiency over the whole load range Lowest count of external components Accurate and adjustable switching frequency Integrated digital voltage loop compensation Fast output dynamic response during load jump External synchronization Low peak current limitation ICE3PCS02G PG-DSO-8 Features • • • • • • • Continuous current operation mode PFC Wide input range of Vcc up to 25V Enhanced dynamic response without input current distortion External current loop compensation for greater user flexibility Open loop protection Second over bulk voltage protection Maximum duty cycle of 95% (typical) Description The ICE3PCS02G is a 8-pins wide input range controller IC for active power factor correction converters. It is designed for converters in boost topology, and requires few external components. Its power supply is recommended to be provided by an external auxiliary supply which will switch on and off the IC. D BYP DB L Boos t 90 ~ 270 Vac Line Filter R GATE CE R SHUNT R GS CB R BVS 1 R BVS 4 R BVS 2 R BVS 5 R BVS 3 RCS R BVS 6 ISENSE GATE VSENSE OVP GND FREQ ICOMP VCC V CC R FREQ CICOMP C VCC Type ICE3PCS02G Version 2.0 Package PG-DSO-8 3 5 May 2010 CCM-PFC ICE3PCS02G 1 1.1 1.2 2 3 3.1 3.2 3.3 3.4 3.4.1 3.4.2 3.5 3.5.1 3.5.2 3.6 3.6.1 3.6.2 3.6.3 3.7 3.8 3.8.1 3.8.2 3.8.3 3.8.4 3.9 3.10 4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.3.7 4.3.8 4.3.9 5 Pin Configuration and Functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 Pin Functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 Start-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 Frequency Setting and External Synchronization . . . . . . . . . . . . . . . . . . . . .8 Frequency Setting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 External Synchronization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 Voltage Loop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 Notch Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 Voltage Loop Compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 Average Current Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 Complete Current Loop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 Current Loop Compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 PWM Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 System Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 Peak Current Limit (PCL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 Open Loop Protection (OLP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 First Over-Voltage Protection (OVP1) . . . . . . . . . . . . . . . . . . . . . . . . . . .12 Second Over Voltage Protection (OVP2) . . . . . . . . . . . . . . . . . . . . . . . .12 Output Gate Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 Protection Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14 Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 Supply Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 Variable Frequency Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16 PWM Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16 External Synchronization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16 System Protection Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 Current Loop Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 Voltage Loop Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 Driver Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 Gate Drive Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 Outline Dimension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Notes: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19 4 5 May 2010 Version 2.0 CCM-PFC Preliminary Datasheet ICE3PCS02G Pin Configuration and Functionality 1 1.1 Pin Configuration and Functionality Pin Configuration Function Current Sense Input IC Ground Current Loop Compensation Switching Frequency Setting Over Voltage Protection Bulk Voltage Sense IC Supply Voltage Gate Drive ICOMP (Current Loop Compensation) Low pass filter and compensation of the current control loop. The capacitor which is connected at this pin integrates the output current of OTA6 and averages the current sense signal. FREQ (Frequency Setting) This pin allows the setting of the operating switching frequency by connecting a resistor to ground. The frequency range is from 21kHz to 250kHz. OVP A resistive voltage divider from bulk voltage to GND can set the over voltage protection threshold. This additional OVP is able to ensure system safety operation. VSENSE VSENSE is connected via a resistive divider to the bulk voltage. The voltage of VSENSE relative to GND represents the output voltage. The bulk voltage is monitored for voltage regulation, over voltage protection and open loop protection. VCC VCC provides the power supply of the ground related to IC section. GATE GATE is the output for driving the PFC MOSFET.Its gate drive voltage is clamped at 15V (typically). ratings. Therefore a series resistor (RCS) of around 50Ω is recommended in order to limit this current into the IC. GND (IC Ground) The ground potential of the IC. Pin Symbol 1 2 3 4 5 6 7 8 ISENSE GND ICOMP FREQ OVP VSENSE VCC GATE Package PG-DSO-8 ISENSE GND P-DSO-8 ICOMP FREQ GATE VCC VSENSE OVP Figure 1 Pin Configuration (top view) 1.2 Pin Functionality ISENSE (Current Sense Input) The ISENSE Pin senses the voltage drop at the external sense resistor (RSHUNT). This is the input signal for the average current regulation in the current loop. It is also fed to the peak current limitation block. During power up time, high inrush currents cause high negative voltage drop at RSHUNT, driving currents out of pin 1 which could be beyond the absolute maximum Version 2.0 5 5 May 2010 2 Figure 2 Version 2.0 DBYP LBoost DB Block Diagram Block Diagram 90 ~ 270 Vac Line Filter R BVS1 R BVS4 ICE3PCS02G Auxiliary Supply R BVS2 R BVS5 V CC VCC Unit Protection Unit Second OVP OVP CE QB GATE RGATE A functional block diagram is given in Figure 2. Note that the figure only shows the brief functional block and does not represent the implementation of the IC. 6 PWM Logic Driver Ramp Generator FREQ R FREQ Oscillator/ Synchronization Voltage Loop Compensation VSENSE CB Current Loop Compensation/ PCL Nonlinear Gain R BVS3 R BVS6 ISENSE R CS C ISENSE C ICOMP ICOMP GND R Shunt CCM-PFC ICE3PCS02G Block Diagram 5 May 2010 CCM-PFC ICE3PCS02G Block Diagram Table 1 Component Rectifier Bridge CE LBoost QB DBYP DB CB Rshunt Cisense RCS RGATE RFREQ CICOMP RBVS1...2 RBVS3 RBVS4...5 RBVS6 Bill Of Material Parameters GBU8J 100nF/X2/275V 750uH IPP60R199CP MUR360 IDT04S60C 220µF/450V 60mΩ 1nF 50Ω 3.3Ω 67kΩ 4.7nF/25V 1.5MΩ 18.85kΩ 2MΩ 23kΩ Version 2.0 7 5 May 2010 CCM-PFC ICE3PCS02G Functional Description 3 3.1 Functional Description General VBULK 100% 95% 20% The ICE3PCS02G is a 8-pins control IC for power factor correction converters. It is suitable for wide range line input applications from 85 to 265 VAC with overall efficiency above 90%. The IC supports converters in boost topology and it operates in continuous conduction mode (CCM) with average current control. The IC operates with a cascaded control; the inner current loop and the outer voltage loop. The inner current loop of the IC controls the sinusoidal profile for the average input current. It uses the dependency of the PWM duty cycle on the line input voltage to determine the corresponding input current. This means the average input current follows the input voltage as long as the device operates in CCM. Under light load condition, depending on the choke inductance, the system may enter into discontinuous conduction mode (DCM) resulting in a higher harmonics but still meeting the Class D requirement of IEC 1000-3-2. The outer voltage loop controls the output bulk voltage, integrated digitally within the IC. Depending on the load condition, internal PI compensation output is converted to an appropriate DC voltage which controls the amplitude of the average input current. The IC is equipped with various protection features to ensure safe operating condition for both the system and device. VCC 26V 12V IVCC 0.5V, the IC begins operating its gate drive and performs its startup as shown in Figure 3. If VCC drops below 11V, the IC is off. The IC will then be consuming typically 1.4mA, whereas consuming 6.4mA during normal operation The IC can be turned off and forced into standby mode by pulling down the voltage at pin 6 (VSENSE) below 0.5V. The IC can provide external switching frequency setting by an external resistor RFREQ and the online synchronization by external pulse signal at FREQ pin. 3.4.1 Frequency Setting The switching frequency of the PFC converter can be set with an external resistor RFREQ at FREQ pin as shown Figure 2. The pin voltage at VFREQ is typical 1V. The corresponding capacitor for the oscillator is integrated in the device and the RFREQ/frequency is given in Figure 4. The recommended operating frequency range is from 21kHz to 250kHz. As an example, a RFREQ of 67kΩ at pin FREQ will set a switching frequency FSW of 65kHz typically. Version 2.0 8 5 May 2010 CCM-PFC ICE3PCS02G Functional Description 3.5 Frequency vs Resistance 260 240 220 200 180 Voltage Loop Resistance /kohm 15 17 20 30 40 50 60 70 80 90 100 Frequency /kHz 278 249 211 141 106 86 74 62 55 49 43 Resistance /kohm 110 120 130 140 150 169 191 200 210 221 232 Frequency /kHz 40 36 34 31.5 29.5 26.2 25 23 21.2 20.2 19.2 160 140 120 100 80 60 40 20 0 10 20 30 40 50 60 70 80 The voltage loop is the outer loop of the cascaded control scheme which controls the PFC output bus voltage VOUT. This loop is closed by the feedback sensing voltage at VSENSE which is a resistive divider tapping from VOUT. The pin VSENSE is the input of sigma-delta ADC which has an internal reference of 2.5V and sampling rate of 3.55kHz (typical). The voltage loop compensation is integrated digitally for better dynamic response and saving design effort. Figure 6 shows the important blocks of this voltage loop. L Boost DB R BVS1 QB Frequency/kHz 90 100 110 120 130 140 150 160 170 180 190 200 210 220 230 240 250 Resistance/kohm Figure 4 Frequency Versus RFREQ Rectified Input Voltage 3.4.2 External Synchronization The switching frequency can be synchronized to the external pulse signal after 6 external pulses delay once the voltage at the FREQ pin is higher than 2.5V. The synchronization means two points. Firstly, the PFC switching frequency is tracking the external pulse signal frequency. Secondly, the falling edge of the PFC signal is triggered by the rising edge of the external pulse signal. Figure 5 shows the blocks of frequency setting and synchronization. The external RSYN combined with RFREQ and the external diode DSYN can ensure pin voltage to be kept between 1.0V (clamped externally) and 5V (maximum pin voltage). If the external pulse signal has disappeared longer than 108µs (typical) the switching frequency will be synchronized to internal clock set by the external resistor RFREQ. Syn. clock IOSC 1.0V DSYN OTA7 R GATE CB R BVS2 R BVS3 Gate Driver Current Loop + PWM Generation VIN Sigmadelta ADC GATE Nonlinear Gain Notch Filter Av(IIN ) PI Filter 2.5V VSENSE t 500 ns OLP C2 a 0.5V C1 a OVP OVP QR Q S 2.5V 2.7V C1 b Figure 6 Voltage Loop RSYN C9 SYN RFREQ FREQ 2.5V/1.25V 3.5.1 Notch Filter In the PFC converter, an averaged current through the output diode of rectified sine waveform charges the output capacitor and results in a ripple voltage at the output capacitor with a frequency two times of the line frequency. In this digital PFC, a notch filter is used to remove the ripple of the sensed output voltage while keeping the rest of the signal almost uninfluenced. In this way, an accurate and fast output voltage regulation without influence of the output voltage ripple is achieved. 3.5.2 Voltage Loop Compensation The Proportion-Integration (PI) compensation of the voltage loop is integrated digitally inside the IC. The digital data out of the PI compensator is converted to analog voltage for current loop control. Figure 5 Frequency Setting and Synchronization Version 2.0 9 5 May 2010 CCM-PFC ICE3PCS02G Functional Description The nonlinear gain block controls the amplitude of the regulated inductor current. The input of this block is the output voltage of integrated PI compensator. This block has been designed to reduce the voltage loop dependency on the input voltage in order to support the wide input voltage range (85VAC-265VAC). Figure 7 gives the relative output power transfer curve versus the digital word from the integrated PI compensator. The output power at the input voltage of 85VAC and maximum digital word of 256 from PI compensator is set as the normative power and the power curves at different input voltage present the relative power to the normative one. power at 85V 10.00000 power at 265V LBoost QB DB Rectified Input Voltage Rshunt RGATE CB RCS Current Loop voltage proportional to averaged Inductor current GATE ISENSE ICOMP CICOMP Gate Driver Current Loop Compensation OTA6 5.0mS +/-50uA (linear range) S2 5V Fault PWM Comparator C10 RQ S 1.00000 relative output power PWM Logic Nonlinear Gain Input From Voltage Loop 0.10000 0.01000 0.00100 Figure 8 0.00010 0.00001 0 18 37 55 73 91 110 128 146 165 183 201 219 238 256 PI digital output Complete System Current Loop Figure 7 Power Transfer Curve 3.6 Average Current Control The choke current is sensed through the voltage across the shunt resistor and averaged by the ICOMP pin capacitor so that the IC can control the choke current to track the instant variation of the input voltage. 3.6.1 Complete Current Loop The complete system current loop is shown in Figure 8. It consists of the current loop block which averages the voltage at ISENSE pin resulted from the inductor current flowing across Rshunt. The averaged waveform is compared with an internal ramp in the ramp generator and PWM block. Once the ramp crosses the average waveform, the comparator C10 turns on the driver stage through the PWM logic block. The Nonlinear Gain block defines the amplitude of the inductor current. The following sections describe the functionality of each individual blocks. 3.6.2 Current Loop Compensation The compensation of the current loop is implemented at the ICOMP pin. This is OTA6 output and a capacitor CICOMP has to be installed at this node to ground (see Figure 8). Under normal mode of the operation, this pin gives a voltage which is proportional to the averaged inductor current. This pin is internally shorted to 5V in the event of standby mode. 3.6.3 Pulse Width Modulation (PWM) The IC employs an average current control scheme in continuous mode (CCM) to achieve the power factor correction. Assuming the loop voltage is working and output voltage is kept constant, the off duty cycle DOFF for a CCM PFC system is given as: DOFF=VIN/VOUT From the above equation, DOFF is proportional to VIN. The objective of the current loop is to regulate the average inductor current such that it is proportional to the off duty cycle DOFF, and thus to the input voltage VIN. Figure 9 shows the scheme to achieve the objective. Version 2.0 10 5 May 2010 CCM-PFC ICE3PCS02G Functional Description immediately and maintained in off state for the current PWM cycle. The signal TOFFMIN resets (highest priority, overriding other input signals) both the current limit latch and the PWM on latch as illustrated in Figure 11. Ramp Profile Ave(Iin) at ICOMP Toff _min 600ns Current limit Latch R Q High = turn on Gate Gate Drive Peak current limit SQ PWM on Latch RQ SQ t Figure 9 Average Current Control in CCM Current loop PWM on signal The PWM is performed by the intersection of a ramp signal with the averaged inductor current at pin 3 (ICOMP). The PWM cycles starts with the Gate turn off for a duration of TOFFMIN (600ns typ.) and the ramp is kept discharged. The ramp is allowed to rise after the TOFFMIN expires. The off time of the boost transistor ends at the intersection of the ramp signal and the averaged current waveform. This results in the proportional relationship between the average current and the off duty cycle DOFF. Figure 10 shows the timing diagrams of the TOFFMIN and the gate waveforms. Toff _min 600 ns Clock PWM Cycle Figure 11 PWM LOGIC 3.8 System Protection The IC provides numerous protection features in order to ensure the PFC system in safe operation. 3.8.1 Peak Current Limit (PCL) The IC provides a cycle by cycle peak current limitation (PCL). It is active when the voltage at pin 1 (ISENSE) reaches -0.4V. This voltage is amplified by a factor of 2.5 and connected to comparator with a reference voltage of 1.0V as shown in Figure 12. A deglitcher with 200ns after the comparator improves noise immunity to the activation of this protection. VC,ref (1) Vram p Ramp Released GATE Full-wave rectifier ISENSE R CS G=-2.5 200ns C5 t (1) Rshunt Iin AO2 PCL V c,ref is a function of V ICOMP 1V Figure 10 Ramp and PWM waveforms SGND 3.7 PWM Logic Figure 12 Peak Current Limit (PCL) 3.8.2 Open Loop Protection (OLP) Whenever VSENSE voltage falls below 0.5V, or equivalently VOUT falls below 20% of its rated value, it indicates an open loop condition (i.e. VSENSE pin not connected) or an insufficient input voltage VIN for normal operation. It is implemented using comparator The PWM logic block prioritizes the control input signal and generates the final logic signal to turn on the driver stage. The speed of the logic gates in this block, together with the width of the reset pulse TOFFMIN, are designed to meet a maximum duty cycle DMAX of 95% at the GATE output under 65kHz of operation. In case of high input currents which results in Peak Current Limitation, the GATE will be turned off Version 2.0 11 5 May 2010 CCM-PFC ICE3PCS02G Functional Description C2a with a threshold of 0.5V as shown in the IC block diagram in Figure 6. 3.8.3 First Over-Voltage Protection (OVP1) Whenever VOUT exceeds the rated value by 8%, the over-voltage protection OVP1 is active as shown in Figure 6. This is implemented by sensing the voltage at VSENSE pin with respect to a reference voltage of 2.7V. A VSENSE voltage higher than 2.7V will immediately turn off the gate, thereby preventing damage to bus capacitor. After bulk voltage falls below the rated value, gate drive resumes switching again. 3.8.4 Second Over Voltage Protection (OVP2) The second OVP is provided in case that the first one fails due to the aging or incorrect resistors connected to the VSENSE pin. This is implemented by sensing the voltage at pin OVP with respect to a reference voltage of 2.5V. When voltage at OVP pin is higher than 2.5V, the IC will immediately turn off the gate, thereby preventing damage to bus capacitor. When the bulk voltage drops out of the hysteresis the IC will begin auto soft-start. In normal operation the trigger level of second OVP should be designed higher than the first OVP. However in the condition of mains transient overshoot the bulk voltage may be pulled up to the peak value of mains that is higher than the threshold of OVP1 and OVP2. In this case the OVP1 and OVP2 are triggered in the same time the IC will shut down the gate drive until bulk voltage falls out of the two protection hysteresis, then resume the gate drive again. VCC Reg (17V) PWM Logic HIGH to turn on Gate Driver LV Z1 External MOS GATE * LV: Level Shift Figure 13 Gate Driver 3.9 Output Gate Driver The output gate driver is a fast totem pole gate drive. It has an in-built cross conduction currents protection and a Zener diode Z1 (see Figure 13) to protect the external transistor switch against undesirable over voltages. The maximum voltage at pin 8 (GATE) is typically clamped at 15V. The output is active HIGH and at VCC voltages below the under voltage lockout threshold VCCUVLO, the gate drive is internally pull low to maintain the off state. Version 2.0 12 5 May 2010 CCM-PFC ICE3PCS02G Functional Description 3.10 Protection Function Fault-Type PCL Min. Duration of Effect 200 ns 1 µs 12 µs 12 µs Consequence Gate Driver is turned off immediately during current switching cycle Power down. Soft-restart after VSENSE voltage > 0.5V Gate Driver is turned off until VSENSE voltage < 2.5V. Gate Driver is turned off until bulk voltage drops out of both OVP hysteresis Gate Driver is turned off. Soft-restart after OVP voltage < 2.3V Description of Fault Voltage at Pin ISENSE < -400mV Voltage at Pin VSENSE < 0.5V OLP Voltage at Pin VSENSE > 108% of rated level Voltage at Pin OVP > 2.5V and Voltage at Pin VSENSE > 108% of rated level Voltage at Pin OVP > 2.5V OVP1 OVP1 and OVP2 OVP2 (autorestart mode) 12 µs Version 2.0 13 5 May 2010 CCM-PFC ICE3PCS02G Electrical Characteristics 4 Electrical Characteristics All voltages are measured with respect to ground (pin 2). The voltage levels are valid if other ratings are not violated. 4.1 Absolute Maximum Ratings Absolute maximum ratings are defined as ratings, which when being exceeded may lead to destruction of the integrated circuit. For the same reason make sure, that any capacitor that will be connected to pin 7 (VCC) is discharged before assembling the application circuit. Parameter VCC Supply Voltage GATE Voltage ISENSE Voltage ISENSE Current VSENSE Voltage VSENSE Current ICOMP Voltage FREQ Voltage OVP Voltage Junction Temperature Storage Temperature Thermal Resistance Soldering Temperature ESD Capability 1) 2) 3) Symbol Min. VVCC VGATE VISENSE IISENSE VVSENSE IVSENSE VICOMP VFREQ VOVP TJ TA,STO RTHJA TSLD VESD -0.3 -0.3 -20 -1 -0.3 -1 -0.3 -0.3 -0.3 -40 -55 Values Typ. Max. 26 17 5.3 1 5.3 1 5.3 5.3 5.3 150 150 185 260 2 Unit V V V mA V mA V V V °C °C K/W °C kV Note / Test Condition Clamped at 15V if driven internally. 1) Junction to Air Wave Soldering2) Human Body Model3) Absolute ISENSE current should not be exceeded According to JESD22A111 According to EIA/JESD22-A114-B (discharging an 100 pF capacitor through an 1.5kΩ series resistor) Version 2.0 14 5 May 2010 CCM-PFC ICE3PCS02G Electrical Characteristics 4.2 Note: Operating Range Within the operating range the IC operates as described in the functional description. Parameter VCC Supply Voltage @ 25°C Junction Temperature PFC switching frequency Symbol Min. VVCC TJ FPFC VVCC,OFF -25 21 Values Typ. Max. 25 125 250 Unit V °C kHz Note / Test Condition TJ=25°C 4.3 Note: Characteristics The electrical Characteristics involve the spread of values given within the specified supply voltage and junction temperature range TJ from -25 °C to 125 °C. Typical values represent the median values, which are related to 25 °C. If not otherwise stated, a supply voltage of VVCC = 18V, a typical switching frequency of ffreq=65kHz are assumed and the IC operates in active mode. Furthermore, all voltages are referring to GND if not otherwise mentioned. Supply Section Symbol Min. VCCon VCCUVLO VCChy ICCstart1 ICCstart2 ICCHG ICCStdby Limit Values Typ. 12 11.0 1 380 1.4 6.4 3.5 Max. 12.9 11.9 1.45 680 2.4 8.5 4.7 V V V µA mA mA mA VCCon-1.2V VCCon-0.2V CL= 1nF VVSENSE= 0.4V VICOMP= 4V 11.5 10.5 0.7 Unit Note/Test Condition 4.3.1 Parameter VCC Turn-On Threshold VCC Turn-Off Threshold/ Under Voltage Lock Out VCC Turn-On/Off Hysteresis Start Up Current Before VCCon Start Up Current Before VCCon Operating Current with active GATE Operating Current during Standby Version 2.0 15 5 May 2010 CCM-PFC ICE3PCS02G Electrical Characteristics 4.3.2 Variable Frequency Section Symbol Min. Switching Frequency (Typical) Switching Frequency (Min.) Switching Frequency (Max.) Voltage at FREQ pin Max. Duty Cycle FSWnom FSWmin FSWmax VFREQ Dmax 62.5 93 Limit Values Typ. 65 21 250 1 95 Max. 67.5 98.5 kHz kHz kHz V % fSW=fSWnom (RFRE=67kΩ) R5 = 67kΩ R5 = 212kΩ R5 = 17kΩ Unit Test Condition Parameter 4.3.3 PWM Section Symbol Min. DMIN TOFFMIN 310 600 Limit Values Typ. Max. 0 920 % ns VVSENSE= 2.5V VICOMP= 4.3V VVSENSE= 2.5V VISENSE= 0V (R5 = 67kΩ) Unit Test Condition Parameter Min. Duty Cycle Min. Off Time 4.3.4 External Synchronization Symbol Min. Vthr_EXT fEXT_range fEXT:fPFC TEXT2GATE 50 1:1 500 ns fEXT=65kHz Values Typ. 2.5 150 Max. V kHz Unit Note / Test Condition Parameter Detection threshold of external clock Synchronization range Synchronization frequency ratio propagation delay from rising edge of external clock to falling edge of PFC gate drive Allowable external duty on time TD_on 10 70 % Version 2.0 16 5 May 2010 CCM-PFC ICE3PCS02G Electrical Characteristics 4.3.5 System Protection Section Symbol Min. Over Voltage Protection (OVP1) Low to High Over Voltage Protection (OVP1) High to Low Over Voltage Protection (OVP1) Hysteresis Blanking time for OVP1 Over Voltage Protection (OVP2) Low to High Over Voltage Protection (OVP2) High to Low Blanking time for OVP2 OVP2 mode detection threshold Current source for OVP2 mode detection1) Peak Current Limitation (PCL) ISENSE Threshold Blanking time for PCL turn_on 1) Parameter Values Typ. 2.7 2.5 200 12 2.45 2.25 2.5 2.3 12 0.5 4 -365 5 -400 200 6 -435 2.55 2.35 Max. 2.77 2.55 270 2.65 2.45 150 Unit Note / Test Condition V V mV µs V V µs V µA mV ns comparator at VBTHL pin current source at VBTHL pin 108%VBULKRated VOVP1_L2H VOVP1_H2L VOVP1_HYS TOVP1 VOVP2_L2H IOVP2_H2L TOVP2 VOVP2_mode IOVP2_mode VPCL TPCLon The parameter is not subject to production test - verified by design/characterization Current Loop Section Symbol Min. GmOTA6 IOTA6 VICOMPF 4.8 3.5 Values Typ. 5.0 ± 50 5.0 5.2 Max. 6.35 mS µA V VVSENSE= 0.4V At Temp = 25°C Unit Note / Test Condition 4.3.6 Parameter OTA6 Transconductance Gain OTA6 Output Linear Range 1) 1) ICOMP Voltage during OLP The parameter is not subject to production test - verified by design/characterization Voltage Loop Section Symbol Min. VVSREF VVS_OLP IVSENSE 2.47 0.45 -1 Values Typ. 2.5 0.5 Max. 2.53 0.55 1 V V µA VVSENSE= 2.5V ±1.2% Unit Note / Test Condition 4.3.7 Parameter Trimmed Reference Voltage Open Loop Protection (OLP) VSENSE Threshold VSENSE Input Bias Current Version 2.0 17 5 May 2010 CCM-PFC ICE3PCS02G Electrical Characteristics 4.3.8 Driver Section Symbol Min. GATE Low Voltage VGATEL -0.2 GATE High Voltage VGATEH 8.0 Values Typ. 0.4 0.8 15 12.4 Max. 1.2 1.4 V V V V V V V VCC =10V IGATE = 5 mA IGATE = 0 A IGATE = 20 mA IGATE = -20 mA VCC = 25V CL = 1nF VCC = 15V CL = 1nF VCC = VVCCoff + 0.2V CL = 1nF Unit Note / Test Condition Parameter 4.3.9 Gate Drive Section Symbol Min. tr tf Values Typ. 30 25 Max. ns ns VGate = 20% - 80% VGATEH CL = 1nF VGate = 80% - 20% VGATEH CL = 1nF Unit Note / Test Condition Parameter GATE Rise Time GATE Fall Time Version 2.0 18 5 May 2010 CCM-PFC ICE3PCS02G Outline Dimension 5 Outline Dimension PG-DSO-8 Outline Dimension 0.33 ±0.08 x 45˚ 1.75 MAX. 0.1 MIN. (1.5) 4 -0.21) 1.27 0.41 +0.1 -0.05 8 5 0.1 C 6 ±0.2 0.64 ±0.25 0.2 M A C x8 Index Marking 1 4 5 -0.21) 1) A Index Marking (Chamfer) Does not include plastic or metal protrusion of 0.15 max. per side Notes: 1. You can find all of our packages, sorts of packing and others in our Infineon Internet Page “Products”: http://www.infineon.com/products. 2. Dimensions in mm. Version 2.0 19 8˚ MAX. 0.2 +0.05 -0 .01 5 May 2010 Total Quality Management Qualität hat für uns eine umfassende Bedeutung. Wir wollen allen Ihren Ansprüchen in der bestmöglichen Weise gerecht werden. Es geht uns also nicht nur um die Produktqualität – unsere Anstrengungen gelten gleichermaßen der Lieferqualität und Logistik, dem Service und Support sowie allen sonstigen Beratungs- und Betreuungsleistungen. Dazu gehört eine bestimmte Geisteshaltung unserer Mitarbeiter. Total Quality im Denken und Handeln gegenüber Kollegen, Lieferanten und Ihnen, unserem Kunden. Unsere Leitlinie ist jede Aufgabe mit „Null Fehlern“ zu lösen – in offener Sichtweise auch über den eigenen Arbeitsplatz hinaus – und uns ständig zu verbessern. Unternehmensweit orientieren wir uns dabei auch an „top“ (Time Optimized Processes), um Ihnen durch größere Schnelligkeit den entscheidenden Wettbewerbsvorsprung zu verschaffen. Geben Sie uns die Chance, hohe Leistung durch umfassende Qualität zu beweisen. Wir werden Sie überzeugen. Quality takes on an allencompassing significance at Semiconductor Group. For us it means living up to each and every one of your demands in the best possible way. So we are not only concerned with product quality. We direct our efforts equally at quality of supply and logistics, service and support, as well as all the other ways in which we advise and attend to you. Part of this is the very special attitude of our staff. Total Quality in thought and deed, towards co-workers, suppliers and you, our customer. Our guideline is “do everything with zero defects”, in an open manner that is demonstrated beyond your immediate workplace, and to constantly improve. Throughout the corporation we also think in terms of Time Optimized Processes (top), greater speed on our part to give you that decisive competitive edge. Give us the chance to prove the best of performance through the best of quality – you will be convinced. http://www.infineon.com Published by Infineon Technologies AG