0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
TLE7230R_05

TLE7230R_05

  • 厂商:

    INFINEON

  • 封装:

  • 描述:

    TLE7230R_05 - Smart Octal Low-Side Switch Low Quiescent Current< 10μA Overvoltage - Infineon Techno...

  • 数据手册
  • 价格&库存
TLE7230R_05 数据手册
Data Sheet TLE 7230R Smart Octal Low-Side Switch Features Product Summary ♦ Protection Supply voltage Overload, short circuit Overtemperature Drain source clamping voltage Overvoltage On resistance ♦ Low Quiescent Current< 10µA ♦ 16 bit SPI (for Daisychain) ♦ Direct Parallel Control of Four Channels ♦ PWM input (demux) ♦ Parallel Inputs High or Low Active Programmable ♦ Programmable functions Boolean operation Overload behavior Overtemperature behavior Switching time ♦ General Fault Flag ♦ Digital Ports Compatible to 5V and 3,3 V Micro Controllers ♦ Electrostatic Discharge (ESD) Protection ♦ Full reverse current capability without latch up Application • µC-compatible 8-channel low-side switch • Switch for Automotive and Industrial Applications • Solenoids, Relays and Resistive Loads General description The TLE 7230 R is an Octal Low-Side Switch in Smart Power Technology (SPT) with a Serial Peripheral Interface (SPI) and eight open drain DMOS output stages. It is protected by embedded protection functions and designed for automotive and industrial applications. The output stages are controlled via an SPI Interface. Additionally, four channels can be controlled in parallel for PWM applications. These features make the TLE 7230 R particularly suitable for engine management and body systems. Detailed Block Diagram PRG GND VS VS 4.5 – 5.5 V VDS(AZ)max 60 V RON 0.8 Ω Power P-DSO 36 RESET VS FAULT VDO V BB IN1 IN2 IN3 IN4 as Ch. 1 LOGIC Protection Functions as Ch. 1 Output Stage as Ch. 1 OUT1 16 SCLK SI 8 1 4 8 OUT8 CS SO Serial Interface SPI Output Control Buffer GND V2.0 Page 1 2005-10-05 Data Sheet TLE 7230R Power SO 36 package Pin Description Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 Symbol GND NC NC OUT1 OUT2 IN1 IN2 VS Reset CS PRG IN3 IN4 OUT3 OUT4 NC NC GND GND NC NC OUT5 OUT6 NC VDO Fault SO SCLK SI NC NC OUT7 OUT8 NC NC GND Function Ground not connected not connected Output Channel 1 Output Channel 2 Input Channel 1 Input Channel 2 Supply Voltage Reset Chip Select Program Input Channel 3 Input Channel 4 Output Channel 3 Output Channel 4 not connected not connected Ground Ground not connected not connected Output Channel 5 Output Channel 6 not connected Supply for digital Outputs General Fault Flag Serial Data Output Serial Clock Serial Data Input not connected not connected Output Channel 7 Output Channel 8 not connected not connected Ground Pin Configuration (Top view) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 GND NC NC Out1 Out2 IN1 IN2 VS Reset CS PRG IN3 IN4 Out3 Out4 NC NC GND GND NC NC Out8 Out7 NC NC SI SCLK SO Fault VDO NC Out6 Out5 NC NC GND 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 Power- P-DSO-36 Heat Slug internally connected to ground pins V2.0 Page 2 2005-10-05 Data Sheet TLE 7230R Maximum Ratings for Tj = – 40°C to 150°C Parameter Supply Voltage Continuous Drain Source Voltage (OUT1...OUT8) Input Voltage, All Inputs and Data Lines Operating Temperature Range Storage Temperature Range Output Current per Channel (see el. characteristics) Reverse current per channel Output Clamping Energy per channel (single pulse, triangular shape, individual switch off) ID = 0.3 A, TJ(start) = 150°C ID = 0.4 A, TJ(start) = 85°C Output Clamping Energy per channel (repetitive pulses, triangular shape) ID = 0.25 A, TJ(aver.) = 150°C, repetitive (1⋅ 106 cycles) Maximum Battery Voltage for full short circuit protection (single pulse)4 OVL = 0 OVL = 1 Symbol VS, V VDO VDS VIN Tj Tstg ID(lim) IR EAS 50 65 EAR 15 VBAT(SC) 20 28 V mJ Values -0.3 ... + 6 48 - 0.3 ... + 6 - 40 ... + 150 - 55 ... + 150 ID(lim)min - ID(lim)min Unit V V V °C A A mJ Electrostatic Discharge Voltage (Human Body Model) according to EIA/JESD22-A114-E Output 1-8 Pins All other Pins DIN Humidity Category, DIN 40 040 IEC Climatic Category, DIN IEC 68-1 VESD VESD 2000 2000 E 40/150/56 V V Thermal Characteristics Parameter Thermal Resistance, Junction – Case (all channels active, 0.3W power dissipation each channel) (only one channel active, 0.5W power dissipation) Symbol Values min max --2.6 12 Unit RthJC K/W V2.0 Page 3 2005-10-05 Data Sheet TLE 7230R Electrical Characteristics Parameter and Conditions VS = 4.5 to 5.5 V ; VVDO = 3.0 to 5.5V; Tj = - 40 °C to + 150 °C ; Reset = H (unless otherwise specified) 1. Power Supply, Reset Supply Voltage1 Supply Voltage Digital Output Supply Current Supply Current (reset mode) Minimum Reset Duration 2. Power Outputs ON Resistance VS = 5 V; ID = 500 mA Output Clamping Voltage Current Limit Output Leakage Current Turn-On Time ID = 0.5 A, resistive load Turn-Off Time ID = 0.5 A, resistive load 3. Digital Inputs Input Low Voltage Input High Voltage Input Voltage Hysteresis Input Pull Down/Up Current (IN1 ... IN4) PRG, Reset Pull Up Current Input Pull Down Current (SI, SCLK) Input Pull Up Current (CS) 4. Digital Outputs (SO, Fault) SO High State Output Voltage ISOH = 2 mA VVDO = 5V VVDO = 3V ISOL = 2.5 mA IFAULT = 1.6 mA VSOH VVDO–0.4 -VVDO–0.6 Symbol Values min Unit typ max VS VVDO IS Reset = L IS(reset) tReset,min TJ = 25°C 2 TJ = 150°C Output OFF 4.5 3.0 --10 -3 -- 5.5 5.5 5 10 -- V V mA µA µs Ω V A µA µs µs RDS(ON) VDS(AZ) ID(lim) --48 1 ---- 0.8 --- 1 1.7 60 2 VReset = L Tj =125°C ; Vbb=13.5V SLE = 0 SLE = 1 SLE = 0 SLE = 1 ID(lkg) tON tOFF -- 2 15 60 15 60 VINL VINH VINHys IIN(1..4) IIN(PRG,Res) IIN(SI,SCLK) IIN(CS) - 0.3 2.0 20 20 10 10 --100 50 50 20 20 1.0 -100 100 50 50 V V mV µA µA µA µA V -0.4 10 0.4 V µA V SO Low State Output Voltage Fault Output Low Voltage 1 VSOL ISOlkg VFAULTL --10 -- -0 -- Output Tristate Leakage Current, CS = H, 0 ≤ VSO ≤ VS For VS < 4.5V the power stages are switched according the input signals and data bits or are definitely switched off. The undervoltage reset becomes active at VS = 3V (typ. value) and is specified by design. Not subject to production test. Page 4 2005-10-05 V2.0 Data Sheet TLE 7230R Electrical Characteristics cont. Parameter and Conditions VS = 4.5 to 5.5 V; VVDO = 3.0 to 5.5V; Tj = - 40 °C to + 150 °C ; Reset = H (unless otherwise specified) 5. Diagnostic Functions Open Load Detection Voltage Output Pull Down Current Fault Delay Time Overload switch off delay time Short to Ground Detection Voltage Short to Ground Detection Current Overload Threshold Current Overtemperature Shutdown Threshold Hysteresis 2 2,4 Symbol Values min Unit typ max VDS(OL) IPD(OL) td(fault) Td(off) VDS(SHG) ISHG ID(OVL) 1...8 Tth(sd) Thys VS -2.5 VS -2 50 50 10 -50 1 170 --10 -100 90 100 VS -1.3 150 200 50 -150 2 200 -- V µA µs µs µA A °C K VS -3.4 VS -3.0 VS -2.6 V 6. SPI-Timing (for VVDO = 4.5V to 5.5V) Serial Clock Frequency (depending on SO load) Serial Clock Period (1/fclk) Serial Clock High Time Serial Clock Low Time fSCK DC 200 50 50 250 250 20 20 -200 ------- ------------ 5 -------150 -100 120 150 100 140 240 MHz ns ns ns ns ns ns ns ns ns ns tp(SCK) tSCKH tSCKL Enable Lead Time (falling edge of CS to rising edge of CLK) tlead Enable Lag Time (falling edge of CLK to rising edge ofCS) Data Setup Time (required time SI to falling of CLK) Data Hold Time (falling edge of CLK to SI) Disable Time 2 3 tlag tSU tH tDIS tdt Transfer Delay Time (CS high time between two accesses) Data Valid Time (for VVDO = 4.5V to 5.5V) CL = 50 pF2 tvalid CL = 100 pF2 CL = 220 pF2 CL = 50 pF2 tvalid CL = 100 pF2 CL = 220 pF2 Data Valid Time (for VVDO = 3.0V to 3.6V) ns 2 3 This parameter is not subject to production test. Specified by design. This time is necessary between two write accesses. To get the correct diagnostic information, the transfer delay time has to be extended to the maximum fault delay time td(fault)max = 200µs. Page 5 2005-10-05 V2.0 Data Sheet TLE 7230R Functional Description The TLE 7230 R is an octal low-side power switch with a serial peripheral interface (SPI) for control and diagnostic feedback of the 8 power DMOS switches. The power transistors are protected4 against overload (current limitation), overtemperature and overvoltage (by active zener clamping). The diagnostic logic recognizes a fault condition which can be read out via the serial diagnostic output (SO). Output Stage Control: Parallel Control or SPI Control The Output stages can be controlled by parallel Inputs or by SPI commands. The IC can be programmed via SPI to switch the outputs according to the corresponding SPI command bit or to a combination of SPI bit and parallel input signal. The Boolean logic combination of parallel and serial signal is programmable by SPI to logic "AND" or "OR". The respective SPI data bits are active high and the parallel Inputs are active high or low according to the PRG pin (see pin description). Boolean operation: The logic combination of the parallel and the serial input signal can be configured by an SPI command for each of the 8 channels individually. Logic "AND" or logic "OR" is possible. parallel in off off on on serial in off on off on Output "OR" off on on on Output "AND" off off off on Map able parallel input (IN 4): The parallel input 4 (IN4) can be defined via SPI command as parallel input for one or more power outputs. Depending on the Input Map Register this input can be used to control one up to eight of the parallel outputs. Default operation: IN4 is the parallel input for channel 4. Input Map register Input buffer IN n (1..3) Boolean register Boolean register Input buffer IN 4 & ≥1 Output Latch Input buffer IN 4 & Output Latch ≥1 Input Map register serial controll register Channel 1 to 3 serial controll register Channel 4 to 8 Signal logic channel 1 to 3 Signal logic channel 4 to 8 Switching speed / Slew rate: The switching speed / slew rate of each individual channel can be configured by SPI for slow or fast switching speed (max. 15µs or 60µs). Overtemperature Behavior: Each channel has an overtemperature sensor and is individually protected against overtemperature. As soon as an overtemperature event occurs, the channel is immediately turned off and the overtemperature information is reported by diagnosis. In this case, there are two different behaviors of the affected channel that can be selected by SPI (for all channels individually). • Auto restart: as long as the input signal of the channel remains on (e.g. parallel input high) the channel turns automatically on again after cooling down. • Latching: In the event of an overtemperature shutdown, the channel stays off until the overtemperature latch is reset by a new LàH transition of the input signal. 4 The integrated protection functions help to prevent damage to the device under fault conditions and may not be used in normal operation or permanently. V2.0 Page 6 2005-10-05 Data Sheet TLE 7230R Note: The overtemperature sensors of the output channels are only active if the channel is turned on. Low Quiescent Current Mode (Sleep Mode) : By applying a low signal at the Reset Pin, the device can be set to sleep mode. In this mode, all outputs are turned off, diagnosis and biasing are disabled, the diagnosis and the on/off register are reset and the current consumption is drastically reduced (
TLE7230R_05 价格&库存

很抱歉,暂时无法提供与“TLE7230R_05”相匹配的价格&库存,您可以联系我们找货

免费人工找货