8406602XA

® 82C55A Data Sheet November 16, 2006 FN2969.10 CMOS Programmable Peripheral Interface The Intersil 82C55A is a high performance CMOS version of the industry standard 8255A and is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. The high performance and industry standard configuration of the 82C55A make it compatible with the 80C86, 80C88 and other microprocessors. Static CMOS circuit design insures low operating power. TTL compatibility over the full military temperature range and bus hold circuitry eliminate the need for pull-up resistors. The Intersil advanced SAJI process results in performance equal to or greater than existing functionally equivalent products at a fraction of the power. Features • Pb-Free Plus Anneal Available (RoHS Compliant) (See Ordering Info) • Pin Compatible with NMOS 8255A • 24 Programmable I/O Pins • Fully TTL Compatible • High Speed, No “Wait State” Operation with 5MHz and 8MHz 80C86 and 80C88 • Direct Bit Set/Reset Capability • Enhanced Control Word Read Capability • L7 Process • 2.5mA Drive Capability on All I/O Ports • Low Standby Power (ICCSB) . . . . . . . . . . . . . . . . . . .10μA Ordering Information PART NUMBERS 5MHz CP82C55A-5 CP82C55A-5Z (Note) PART MARKING CP82C55A-5 8MHz CP82C55A PART MARKING CP82C55A CP82C55AZ IP82C55A IP82C55AZ CS82C55A* TEMP. RANGE (°C) 0 to +70 0 to +70 -40 to +85 -40 to +85 0 to +70 0 to +70 -40 to +85 -40 to +85 0 to +70 0 to +70 -40 to +85 -40 to +85 -40 to +85 -55 to +125 SMD# SMD# 44 Ld CLCC J44.A PACKAGE 40 Ld PDIP 40 Ld PDIP (Pb-free) 40 Ld PDIP 40 Ld PDIP (Pb-free) 44 Ld PLCC 44 Ld PLCC (Pb-free) 44 Ld PLCC 44 Ld PLCC (Pb-free) 44 Ld MQFP 44 Ld MQFP (Pb-free) 44 Ld MQFP 44 Ld MQFP (Pb-free) 40 Ld CERDIP F40.6 Q44.10x10 N44.65 PKG. DWG. # E40.6 CP82C55A-5Z CP82C55AZ (Note) IP82C55A IP82C55AZ (Note) CS82C55A-5* CS82C55A-5Z* (Note) IS82C55A-5* IS82C55A-5Z* (Note) CS82C55A-5 CS82C55A* CS82C55A-5Z CS82C55AZ* (Note) CS82C55AZ IS82C55A-5 IS82C55A-5Z IS82C55A* IS82C55AZ* (Note) CQ82C55A* CQ82C55AZ (Note) IQ82C55A* IQ82C55AZ* (Note) ID82C55A MD82C55A/B 8406602QA 8406602XA IS82C55A* IS82C55AZ CQ82C55A* CQ82C55AZ IQ82C55A* IQ82C55AZ ID82C55A MD82C55A/B 8406602QA 8406602XA *Add “96” suffix to part number for tape and reel packaging. NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pbfree peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2002, 2005, 2006. All Rights Reserved All other trademarks mentioned are the property of their respective owners. 82C55A Pinouts 82C55A (PDIP, CERDIP) TOP VIEW PA0 PA3 PA2 PA1 PA0 RD CS GND A1 A0 PC7 PC6 PC5 PC4 PC0 PC1 PC2 PC3 PB0 PB1 PB2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 PA4 PA5 PA6 PA7 WR RESET D0 D1 D2 D3 D4 D5 D6 D7 VCC PB7 PB6 PB5 PB4 PB3 RD CS 82C55A (CLCC) TOP VIEW PA1 PA2 PA3 PA4 PA5 PA6 PA7 VCC WR 39 NC 38 RESET 37 D0 36 D1 35 D2 34 D3 33 D4 32 D5 31 D6 30 D7 29 NC 18 19 20 21 22 23 24 25 26 27 28 PC3 PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 NC WR PA7 6543 GND NC A1 A0 PC7 PC6 PC5 PC4 PC0 PC1 PC2 7 8 9 10 11 12 13 14 15 16 17 2 1 44 43 42 41 40 82C55A (PLCC) TOP VIEW RD PA0 PA1 PA2 PA3 NC PA4 PA5 PA6 PA7 WR PA0 PA1 RD 82C55A (MQFP) TOP VIEW PA2 PA3 PA4 PA5 PA6 NC 6 5 4 3 2 1 44 43 42 41 40 CS GND A1 A0 PC7 NC PC6 PC5 PC4 PC0 PC1 7 8 9 10 11 12 13 14 15 16 17 18 1920 21 22 23 24 25 26 27 28 PC2 PC3 PB0 PB1 PB2 NC PB3 PB4 PB5 PB6 PB7 39 38 37 36 35 34 33 32 31 30 29 RESET D0 D1 D2 D3 NC D4 D5 D6 D7 VCC 44 43 42 41 40 39 38 37 36 35 34 33 2 32 3 4 5 6 7 8 9 10 31 30 29 28 27 26 25 24 CS GND A1 A0 PC7 PC6 PC5 PC4 PC0 PC1 PC2 1 RESET D0 D1 D2 D3 D4 D5 D6 D7 VCC PB7 11 23 12 13 14 15 16 17 18 19 20 21 22 PC3 PB0 PB1 PB2 PB3 PB4 PB5 PB6 NC NC 2 NC FN2969.10 November 16, 2006 82C55A Pin Description SYMBOL VCC GND D0-D7 RESET CS RD WR A0-A1 I/O I I I I I TYPE DESCRIPTION VCC: The +5V power supply pin. A 0.1μF capacitor between VCC and GND is recommended for decoupling. GROUND DATA BUS: The Data Bus lines are bidirectional three-state pins connected to the system data bus. RESET: A high on this input clears the control register and all ports (A, B, C) are set to the input mode with the “Bus Hold” circuitry turned on. CHIP SELECT: Chip select is an active low input used to enable the 82C55A onto the Data Bus for CPU communications. READ: Read is an active low input control signal used by the CPU to read status information or data via the data bus. WRITE: Write is an active low input control signal used by the CPU to load control words and data into the 82C55A. ADDRESS: These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word register. A0 and A1 are normally connected to the least significant bits of the Address Bus A0, A1. PORT A: 8-bit input and output port. Both bus hold high and bus hold low circuitry are present on this port. PORT B: 8-bit input and output port. Bus hold high circuitry is present on this port. PORT C: 8-bit input and output port. Bus hold circuitry is present on this port. PA0-PA7 PB0-PB7 PC0-PC7 I/O I/O I/O Functional Diagram POWER SUPPLIES +5V GND GROUP A CONTROL GROUP A PORT A (8) I/O PA7-PA0 BIDIRECTIONAL DATA BUS D7-D0 DATA BUS BUFFER 8-BIT INTERNAL DATA BUS GROUP A PORT C UPPER (4) GROUP B PORT C LOWER (4) I/O PC7-PC4 I/O PC3-PC0 RD WR A1 A0 RESET READ WRITE CONTROL LOGIC GROUP B CONTROL GROUP B PORT B (8) I/O PB7-PB0 CS 3 FN2969.10 November 16, 2006 82C55A Functional Description Data Bus Buffer This three-state bidirectional 8-bit buffer is used to interface the 82C55A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer. POWER SUPPLIES +5V GND GROUP A CONTROL GROUP A PORT A (8) I/O PA7PA0 Read/Write and Control Logic The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups. (CS) Chip Select. A “low” on this input pin enables the communication between the 82C55A and the CPU. (RD) Read. A “low” on this input pin enables 82C55A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to “read from” the 82C55A. (WR) Write. A “low” on this input pin enables the CPU to write data or control words into the 82C55A. (A0 and A1) Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word register. They are normally connected to the least significant bits of the address bus (A0 and A1). 82C55A BASIC OPERATION A1 0 0 1 1 A0 0 1 0 1 RD 0 0 0 0 WR 1 1 1 1 CS 0 0 0 0 INPUT OPERATION (READ) Port A → Data Bus Port B → Data Bus Port C → Data Bus Control Word → Data Bus OUTPUT OPERATION (WRITE) 0 0 1 1 0 1 0 1 1 1 1 1 0 0 0 0 0 0 0 0 Data Bus → Port A Data Bus → Port B Data Bus → Port C Data Bus → Control DISABLE FUNCTION X X X X X 1 X 1 1 0 Data Bus → Three-State Data Bus → Three-State BIDIRECTIONAL DATA BUS DATA BUS D7-D0 BUFFER GROUP A PORT C UPPER (4) 8-BIT INTERNAL DATA BUS GROUP B PORT C LOWER (4) I/O PC7PC4 I/O PC3PC0 RD WR A1 A0 RESET READ WRITE CONTROL LOGIC GROUP B CONTROL GROUP B PORT B (8) I/O PB7PB0 CS FIGURE 1. 82C55A BLOCK DIAGRAM. DATA BUS BUFFER, READ/WRITE, GROUP A & B CONTROL LOGIC FUNCTIONS Group A and Group B Controls The functional configuration of each port is programmed by the systems software. In essence, the CPU “outputs” a control word to the 82C55A. The control word contains information such as “mode”, “bit set”, “bit reset”, etc., that initializes the functional configuration of the 82C55A. Each of the Control blocks (Group A and Group B) accepts “commands” from the Read/Write Control logic, receives “control words” from the internal data bus and issues the proper commands to its associated ports. Control Group A - Port A and Port C upper (C7 - C4) Control Group B - Port B and Port C lower (C3 - C0) The control word register can be both written and read as shown in the “Basic Operation” table. Figure 4 shows the control word format for both Read and Write operations. When the control word is read, bit D7 will always be a logic “1”, as this implies control word mode information. Ports A, B, and C The 82C55A contains three 8-bit ports (A, B, and C). All can be configured to a wide variety of functional characteristics by the system software but each has its own special features or “personality” to further enhance the power and flexibility of the 82C55A. Port A One 8-bit data output latch/buffer and one 8-bit data input latch. Both “pull-up” and “pull-down” bus-hold devices are present on Port A. See Figure 2A. Port B One 8-bit data input/output latch/buffer and one 8-bit data input buffer. See Figure 2B. Port C One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into (RESET) Reset. A “high” on this input initializes the control register to 9Bh and all ports (A, B, C) are set to the input mode. “Bus hold” devices internal to the 82C55A will hold the I/O port inputs to a logic “1” state with a maximum hold current of 400μA. 4 FN2969.10 November 16, 2006 82C55A two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal output and status signal inputs in conjunction with ports A and B. See Figure 2B. INPUT MODE MASTER RESET OR MODE CHANGE INTERNAL DATA IN INTERNAL DATA OUT (LATCHED) OUTPUT MODE EXTERNAL PORT A PIN MODE 0 RD, WR D7-D0 82C55A C B 8 I/O 4 I/O 4 I/O A 8 I/O A0-A1 CS ADDRESS BUS CONTROL BUS DATA BUS PB7-PB0 MODE 1 PC3-PC0 C PC7-PC4 PA7-PA0 FIGURE 2A. PORT A BUS-HOLD CONFIGURATION B 8 P PB7-PB0 MODE 2 INTERNAL DATA IN INTERNAL DATA OUT (LATCHED) OUTPUT MODE EXTERNAL PORT B, C PIN CONTROL CONTROL OR I/O OR I/O C I/O PA7-PA0 I/O A 8 I/O RESET OR MODE CHANGE VCC B 8 A BIDIRECTIONAL PB7-PB0 CONTROL PA7-PA0 FIGURE 2B. PORT B AND C BUS-HOLD CONFIGURATION FIGURE 2. BUS-HOLD CONFIGURATION FIGURE 3. BASIC MODE DEFINITIONS AND BUS INTERFACE Operational Description Mode Selection There are three basic modes of operation than can be selected by the system software: Mode 0 - Basic Input/Output Mode 1 - Strobed Input/Output Mode 2 - Bidirectional Bus When the reset input goes “high”, all ports will be set to the input mode with all 24 port lines held at a logic “one” level by internal bus hold devices. After the reset is removed, the 82C55A can remain in the input mode with no additional initialization required. This eliminates the need to pull-up or pull-down resistors in all-CMOS designs. The control word register will contain 9Bh. During the execution of the system program, any of the other modes may be selected using a single output instruction. This allows a single 82C55A to service a variety of peripheral devices with a simple software maintenance routine. Any port programmed as an output port is initialized to all zeros when the control word is written. CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 GROUP B PORT C (LOWER) 1 = INPUT 0 = OUTPUT PORT B 1 = INPUT 0 = OUTPUT MODE SELECTION 0 = MODE 0 1 = MODE 1 GROUP A PORT C (UPPER) 1 = INPUT 0 = OUTPUT PORT A 1 = INPUT 0 = OUTPUT MODE SELECTION 00 = MODE 0 01 = MODE 1 1X = MODE 2 MODE SET FLAG 1 = ACTIVE FIGURE 4. MODE DEFINITION FORMAT 5 FN2969.10 November 16, 2006 82C55A The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be “tailored” to almost any I/O structure. For instance: Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interruptdriven basis. The mode definitions and possible mode combinations may seem confusing at first, but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 82C55A has taken into account things such as efficient PC board layout, control signal definition vs. PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins. This function allows the programmer to enable or disable a CPU interrupt by a specific I/O device without affecting any other device in the interrupt structure. INTE Flip-Flop Definition (BIT-SET)-INTE is SET - Interrupt Enable (BIT-RESET)-INTE is Reset - Interrupt Disable NOTE: All Mask flip-flops are automatically reset during mode selection and device Reset. Operating Modes Mode 0 (Basic Input/Output). This functional configuration provides simple input and output operations for each of the three ports. No handshaking is required, data is simply written to or read from a specific port. Mode 0 Basic Functional Definitions: • Two 8-bit ports and two 4-bit ports • Any Port can be input or output • Outputs are latched • Inputs are not latched • 16 different Input/Output configurations possible MODE 0 PORT DEFINITION A D4 D3 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 B D0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 GROUP A PORT C PORT A (Upper) Output Output Output Output Output Output Output Output Input Input Input Input Input Input Input Input Output Output Output Output Input Input Input Input Output Output Output Output Input Input Input Input # 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 GROUP B PORT C PORT B (Lower) Output Output Input Input Output Output Input Input Output Output Input Input Output Output Input Input Output Input Output Input Output Input Output Input Output Input Output Input Output Input Output Input Single Bit Set/Reset Feature (Figure 5) Any of the eight bits of Port C can be Set or Reset using a single Output instruction. This feature reduces software requirements in control-based applications. When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were output ports. CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 X X DON’T CARE X BIT SET/RESET 1 = SET 0 = RESET BIT SELECT 01234 01010 00110 00001 0 0 0 0 5 1 0 1 6 0 1 1 7 1 B0 1 B1 1 B2 0 0 0 0 BIT SET/RESET FLAG 0 = ACTIVE 1 1 FIGURE 5. BIT SET/RESET FORMAT 1 1 1 1 1 1 Interrupt Control Functions When the 82C55A is programmed to operate in mode 1 or mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the bit set/reset function of port C. 6 FN2969.10 November 16, 2006 82C55A Mode 0 (Basic Input) RD tIR INPUT tAR CS, A1, A0 tRA tRR tHR D7-D0 tRD tDF Mode 0 (Basic Output) tWW WR tDW D7-D0 tAW CS, A1, A0 tWA tWD OUTPUT tWB Mode 0 Configurations CONTROL WORD #0 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 0 0 0 0 0 8 A 82C55A 4 PA7 - PA0 82C55A PC7 - PC4 D7 - D0 PC3 - PC0 C 4 PC3 - PC0 CONTROL WORD #2 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 0 0 0 1 0 8 A 4 PA7 - PA0 PC7 - PC4 D7 - D0 C 4 8 B PB7 - PB0 8 B PB7 - PB0 CONTROL WORD #1 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 0 0 0 0 1 8 A 82C55A 4 PA7 - PA0 CONTROL WORD #3 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 0 0 0 1 1 8 A 82C55A PC7 - PC4 D7 - D0 PC3 - PC0 C 4 PC3 - PC0 4 PA7 - PA0 PC7 - PC4 D7 - D0 C 4 8 B PB7 - PB0 8 B PB7 - PB0 7 FN2969.10 November 16, 2006 82C55A Mode 0 Configurations (Continued) CONTROL WORD #4 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 0 1 0 0 0 8 A 82C55A 4 PA7 - PA0 82C55A PC7 - PC4 D7 - D0 PC3 - PC0 C 4 PC3 - PC0 CONTROL WORD #8 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 1 0 0 0 0 8 A 4 PA7 - PA0 PC7 - PC4 D7 - D0 C 4 8 B PB7 - PB0 8 B PB7 - PB0 CONTROL WORD #5 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 0 1 0 0 1 8 A 82C55A 4 PA7 - PA0 CONTROL WORD #9 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 1 0 0 0 1 8 A 82C55A PC7 - PC4 D7 - D0 PC3 - PC0 C 4 PC3 - PC0 4 PA7 - PA0 PC7 - PC4 D7 - D0 C 4 8 B PB7 - PB0 8 B PB7 - PB0 CONTROL WORD #6 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 0 1 0 1 0 A 82C55A 8 4 PA7 - PA0 CONTROL WORD #10 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 1 0 0 1 0 A 82C55A PC7 - PC4 D7 - D0 PC3 - PC0 C 4 PC3 - PC0 8 4 PA7 - PA0 PC7 - PC4 D7 - D0 C 4 8 B PB7 - PB0 8 B PB7 - PB0 CONTROL WORD #7 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 0 1 0 1 1 8 A 82C55A 4 PA7 - PA0 CONTROL WORD #11 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 1 0 0 1 1 8 A 82C55A PC7 - PC4 D7 - D0 PC3 - PC0 C 4 PC3 - PC0 4 PA7 - PA0 PC7 - PC4 D7 - D0 C 4 8 B PB7 - PB0 8 B PB7 - PB0 8 FN2969.10 November 16, 2006 82C55A Mode 0 Configurations (Continued) CONTROL WORD #12 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 1 1 0 0 0 8 A 82C55A 4 PA7 - PA0 82C55A PC7 - PC4 D7 - D0 PC3 - PC0 C 4 PC3 - PC0 CONTROL WORD #14 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 1 1 0 1 0 8 A 4 PA7 - PA0 PC7 - PC4 D7 - D0 C 4 8 B PB7 - PB0 8 B PB7 - PB0 CONTROL WORD #13 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 1 1 0 0 1 8 A 82C55A 4 PA7 - PA0 CONTROL WORD #15 D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 1 1 0 1 1 8 A 82C55A PC7 - PC4 D7 - D0 PC3 - PC0 C 4 PC3 - PC0 4 PA7 - PA0 PC7 - PC4 D7 - D0 C 4 8 B PB7 - PB0 8 B PB7 - PB0 Operating Modes Mode 1 - (Strobed Input/Output). This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or “hand shaking” signals. In mode 1, port A and port B use the lines on port C to generate or accept these “hand shaking” signals. Mode 1 Basic Function Definitions: • Two Groups (Group A and Group B) • Each group contains one 8-bit port and one 4-bit control/data port • The 8-bit data port can be either input or output. Both inputs and outputs are latched. • The 4-bit port is used for control and status of the 8-bit port. RD CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 1 0 1 1 1/0 PC6, PC7 1 = INPUT 0 = OUTPUT MODE 1 (PORT A) PA7-PA0 INTE A PC4 PC5 8 STBA IBFA PC3 PC6, PC7 2 INTRA I/O MODE 1 (PORT B) CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 1 1 1 PB7-PB0 INTE B PC2 PC1 8 STBB IBFB Input Control Signal Definition (Figures 6 and 7) STB (Strobe Input) A “low” on this input loads data into the input latch. RD PC0 INTRB IBF (Input Buffer Full F/F) A “high” on this output indicates that the data has been loaded into the input latch: in essence, an acknowledgment. IBF is set by STB input being low and is reset by the rising edge of the RD input. 9 FIGURE 6. MODE 1 INPUT FN2969.10 November 16, 2006 82C55A tST STB tSIB IBF tSIT INTR tRIB tRIT RD tPH INPUT FROM PERIPHERAL tPS FIGURE 7. MODE 1 (STROBED INPUT) INTR (Interrupt Request) A “high” on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the condition: STB is a “one”, IBF is a “one” and INTE is a “one”. It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port. INTE A Controlled by Bit Set/Reset of PC6. INTE B Controlled by Bit Set/Reset of PC2. NOTE: 1. To strobe data into the peripheral device, the user must operate the strobe line in a hand shaking mode. The user needs to send OBF to the peripheral device, generates an ACK from the peripheral device and then latch data into the peripheral device on the rising edge of OBF. MODE 1 (PORT A) CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 1 0 1 1 1/0 PC4, PC5 1 = INPUT 0 = OUTPUT INTE A PA7-PA0 PC7 PC6 8 OBFA ACKA INTE A Controlled by bit set/reset of PC4. INTE B Controlled by bit set/reset of PC2. Output Control Signal Definition (Figure 8 and 9) OBF - (Output Buffer Full F/F). The OBF output will go “low” to indicate that the CPU has written data out to the specified port. This does not mean valid data is sent out of the port at this time since OBF can go true before data is available. Data is guaranteed valid at the rising edge of OBF, (See Note 1). The OBF F/F will be set by the rising edge of the WR input and reset by ACK input being low. ACK - (Acknowledge Input). A “low” on this input informs the 82C55A that the data from Port A or Port B is ready to be accepted. In essence, a response from the peripheral device indicating that it is ready to accept data, (See Note 1). INTR - (Interrupt Request). A “high” on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when ACK is a “one”, OBF is a “one” and INTE is a “one”. It is reset by the falling edge of WR. PC3 WR PC4, PC5 2 INTRA MODE 1 (PORT B) CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 1 1 0 INTE B PC2 ACKB PB7-PB0 PC1 8 OBFB PC0 WR INTRB FIGURE 8. MODE 1 OUTPUT 10 FN2969.10 November 16, 2006 82C55A tWOB WR tAOB OBF INTR tWIT ACK tAK OUTPUT tWB tAIT FIGURE 9. MODE 1 (STROBED OUTPUT) PA7-PA0 RD CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 1 0 1 1 1/0 1 0 PC6, PC7 1 = INPUT 0 = OUTPUT WR PC4 PC5 PC3 PC6, PC7 PB7, PB0 PC1 PC2 PC0 8 STBA IIBFA INTRA 2 8 OBFB ACKB INTRB I/O WR CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 1 0 1 0 1/0 1 1 PC4, PC5 1 = INPUT 0 = OUTPUT RD PA7-PA0 PC7 PC6 PC3 PC4, PC5 PB7, PB0 PC2 PC1 PC0 8 OBFA ACKA INTRA 2 I/O 8 STBB IBFB INTRB PORT A - (STROBED INPUT) PORT B - (STROBED OUTPUT) PORT A - (STROBED OUTPUT) PORT B - (STROBED INPUT) Combinations of Mode 1: Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications. FIGURE 10. COMBINATIONS OF MODE 1 Operating Modes Mode 2 (Strobed Bidirectional Bus I/O) This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). “Hand shaking” signals are provided to maintain proper bus flow discipline similar to Mode 1. Interrupt generation and enable/disable functions are also available. Mode 2 Basic Functional Definitions: • Used in Group A only • One 8-bit, bidirectional bus Port (Port A) and a 5-bit control Port (Port C) • Both inputs and outputs are latched • The 5-bit control port (Port C) is used for control and status for the 8-bit, bidirectional bus port (Port A) Output Operations OBF - (Output Buffer Full). The OBF output will go “low” to indicate that the CPU has written data out to port A. ACK - (Acknowledge). A “low” on this input enables the threestate output buffer of port A to send out the data. Otherwise, the output buffer will be in the high impedance state. INTE 1 - (The INTE flip-flop associated with OBF). Controlled by bit set/reset of PC4. Input Operations STB - (Strobe Input). A “low” on this input loads data into the input latch. IBF - (Input Buffer Full F/F). A “high” on this output indicates that data has been loaded into the input latch. INTE 2 - (The INTE flip-flop associated with IBF). Controlled by bit set/reset of PC4. Bidirectional Bus I/O Control Signal Definition (Figures 11, 12, 13, 14) INTR - (Interrupt Request). A high on this output can be used to interrupt the CPU for both input or output operations. 11 FN2969.10 November 16, 2006 82C55A CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 1 1 1/0 1/0 1/0 PC3 PA7-PA0 PC7 PC2-PC0 1 = INPUT 0 = OUTPUT PORT B 1 = INPUT 0 = OUTPUT WR GROUP B MODE 0 = MODE 0 1 = MODE 1 RD 3 INTE 1 PC6 8 OBFA ACKA INTRA INTE 2 PC4 PC5 STBA IBFA PC2-PC0 I/O FIGURE 11. MODE CONTROL WORD FIGURE 12. MODE 2 DATA FROM CPU TO 82C55A WR tAOB OBF tWOB INTR tAK ACK tST STB tSIB IBF tAD tPS PERIPHERAL BUS tPH RD DATA FROM PERIPHERAL TO 82C55A DATA FROM 82C55A TO PERIPHERAL DATA FROM 82C55A TO CPU tRIB tKD NOTE: Any sequence where WR occurs before ACK and STB occurs before RD is permissible. (INTR = IBF • MASK • STB • RD + OBF • MASK • ACK • WR) FIGURE 13. MODE 2 (BIDIRECTIONAL) 12 FN2969.10 November 16, 2006 82C55A MODE 2 AND MODE 0 (INPUT) PC3 PA7-PA0 PC7 CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 1 1 0 1 1/0 PC6 PC4 PC5 PC2-PC0 RD PB7-PB0 WR 8 WR 3 8 OBFA ACKA STBA IBFA I/O RD PB7, PB0 8 CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 1 1 0 0 1/0 INTRA MODE 2 AND MODE 0 (OUTPUT) PC3 PA7-PA0 PC7 PC6 PC4 PC5 PC2-PC0 3 8 OBFA ACKA STBA IBFA I/O INTRA PC2-PC0 1 = INPUT 0 = OUTPUT PC2-PC0 1 = INPUT 0 = OUTPUT MODE 2 AND MODE 1 (OUTPUT) PC3 PA7-PA0 PC7 CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 1 1 1 0 PC6 PC4 PC5 PB7-PB0 PC1 RD PC2 PC0 8 OBFB ACKB INTRB 8 OBFA ACKA STBA IBFA INTRA MODE 2 AND MODE 1 (INPUT) PC3 PA7-PA0 PC7 CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 1 1 1 1 PC6 PC4 PC5 PB7-PB0 PC2 RD PC1 PC0 8 STBB IBFB INTRB 8 OBFA ACKA STBA IBFA INTRA WR WR FIGURE 14. MODE 2 COMBINATIONS 13 FN2969.10 November 16, 2006 82C55A MODE DEFINITION SUMMARY MODE 0 IN PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7 In In In In In In In In In In In In In In In In In In In In In In In In OUT Out Out Out Out Out Out Out Out Out Out Out Out Out Out Out Out Out Out Out Out Out Out Out Out IN In In In In In In In In In In In In In In In In INTRB IBFB STBB INTRA STBA IBFA I/O I/O MODE 1 OUT Out Out Out Out Out Out Out Out Out Out Out Out Out Out Out Out INTRB OBFB ACKB INTRA I/O I/O ACKA OBFA I/O I/O I/O INTRA STBA IBFA ACKA OBFA MODE 2 GROUP A ONLY Mode 0 or Mode 1 Only Special Mode Combination Considerations There are several combinations of modes possible. For any combination, some or all of Port C lines are used for control or status. The remaining bits are either inputs or outputs as defined by a “Set Mode” command. During a read of Port C, the state of all the Port C lines, except the ACK and STB lines, will be placed on the data bus. In place of the ACK and STB line states, flag status will appear on the data bus in the PC2, PC4, and PC6 bit positions as illustrated by Figure 17. Through a “Write Port C” command, only the Port C pins programmed as outputs in a Mode 0 group can be written. No other pins can be affected by a “Write Port C” command, nor can the interrupt enable flags be accessed. To write to any Port C output programmed as an output in Mode 1 group or to change an interrupt enable flag, the “Set/Reset Port C Bit” command must be used. With a “Set/Reset Port C Bit” command, any Port C line programmed as an output (including IBF and OBF) can be written, or an interrupt enable flag can be either set or reset. Port C lines programmed as inputs, including ACK and STB lines, associated with Port C are not affected by a “Set/Reset Port C Bit” command. Writing to the corresponding Port C bit positions of the ACK and STB lines with the “Set Reset Port C Bit” command will affect the Group A and Group B interrupt enable flags, as illustrated in Figure 17. D7 I/O D6 I/O INPUT CONFIGURATION D5 IBFA D4 D3 D2 D1 IBFB D0 INTRB INTEA INTRA INTEB GROUP A OUTPUT CONFIGURATION D7 D6 D5 I/O GROUP A D4 I/O D3 D2 GROUP B D1 D0 OBFA INTEA INTRA INTEB OBFB INTRB GROUP B FIGURE 15. MODE 1 STATUS WORD FORMAT D7 D6 D5 IBFA D4 D3 D2 X D1 X GROUP B D0 X OBFA INTE1 INTE2 INTRA GROUP A (Defined by Mode 0 or Mode 1 Selection) FIGURE 16. MODE 2 STATUS WORD FORMAT Current Drive Capability Any output on Port A, B or C can sink or source 2.5mA. This feature allows the 82C55A to directly drive Darlington type drivers and high-voltage displays that require such sink or source current. Reading Port C Status (Figures 15 and 16) In Mode 0, Port C transfers data to or from the peripheral device. When the 82C55A is programmed to function in 14 FN2969.10 November 16, 2006 82C55A Modes 1 or 2, Port C generates or accepts “hand shaking” signals with the peripheral device. Reading the contents of Port C allows the programmer to test or verify the “status” of each peripheral device and change the program flow accordingly. There is not a special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function. INTERRUPT ENABLE FLAG INTE B INTE A2 INTE A1 ALTERNATE PORT C PIN SIGNAL (MODE) ACKB (Output Mode 1) or STBB (Input Mode 1) STBA (Input Mode 1 or Mode 2) ACKA (Output Mode 1 or Mode 2) Applications of the 82C55A The 82C55A is a very powerful tool for interfacing peripheral equipment to the microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic. Each peripheral device in a microcomputer system usually has a “service routine” associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 82C55A is programmed by the I/O service routine and becomes an extension of the system software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the detailed operational description, a control word can easily be developed to initialize the 82C55A to exactly “fit” the application. Figures 18 through 24 present a few examples of typical applications of the 82C55A. POSITION PC2 PC4 PC6 FIGURE 17. INTERRUPT ENABLE FLAGS IN MODES 1 AND 2 INTERRUPT REQUEST PC3 PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PC7 PC6 PC5 PC4 82C55A PB0 PB1 PB2 PB3 PB4 MODE 1 PB5 (OUTPUT) PB6 PB7 PC1 PC2 PC0 INTERRUPT REQUEST CONTROL LOGIC AND DRIVERS DATA READY ACK DATA READY ACK PAPER FEED FORWARD/REV. HIGH SPEED PRINTER MODE 1 (OUTPUT) HAMMER RELAYS PAPER FEED FORWARD/REV. RIBBON CARRIAGE SEN. FIGURE 18. PRINTER INTERFACE 15 FN2969.10 November 16, 2006 82C55A INTERRUPT REQUEST PC3 PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PC4 PC5 R0 R1 R2 FULLY R3 DECODED R4 KEYBOARD R5 SHIFT CONTROL STROBE ACK MODE 1 (INPUT) 82C55A PB0 PB1 PB2 PB3 PB4 MODE 1 PB5 (OUTPUT) PB6 PB7 PC1 PC2 PC6 PC7 INTERRUPT REQUEST B0 B1 B2 BURROUGHS SELF-SCAN B3 DISPLAY B4 B5 BACKSPACE CLEAR DATA READY ACK BLANKING CANCEL WORD INTERRUPT REQUEST PC3 PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PC4 PC5 PC6 PC7 PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 R0 R1 R2 FULLY R3 DECODED R4 KEYBOARD R5 SHIFT CONTROL STROBE ACK BUST LT TEST LT TERMINAL ADDRESS MODE 1 (INPUT) 82C55A MODE 0 (INPUT) FIGURE 19. KEYBOARD AND DISPLAY INTERFACE FIGURE 20. KEYBOARD AND TERMINAL ADDRESS INTERFACE INTERRUPT REQUEST PA0 PA1 PA2 PA3 PA4 MODE 0 PA5 (OUTPUT) PA6 PA7 PC4 PC5 PC6 PC7 82C55A PC0 PC1 BIT SET/RESET PC2 PC3 PB0 PB1 PB2 MODE 0 (INPUT) PB3 PB4 PB5 PB6 PB7 LSB PA0 PA1 PA2 PA3 PA4 PA5 MODE 1 PA6 (OUTPUT) PA7 PC7 PC6 PC5 PC4 82C55A PC2 PC1 PC0 PB0 MODE 0 PB1 (OUTPUT) PB2 PB3 PB4 PB5 PB6 PB7 ROW STB COLUMN STB CURSOR H/V STB PC3 R0 R1 R2 CRT CONTROLLER R3 ² CHARACTER GEN. ² REFRESH BUFFER R4 ² CURSOR CONTROL R5 SHIFT CONTROL DATA READY ACK BLANKED BLACK/WHITE 12-BIT D/A CONVERTER (DAC) ANALOG OUTPUT MSB STB DATA SAMPLE EN STB LSB 8-BIT A/D CONVERTER (ADC) ANALOG INPUT CURSOR/ROW/COLUMN ADDRESS H&V MSB FIGURE 21. DIGITAL TO ANALOG, ANALOG TO DIGITAL FIGURE 22. BASIC CRT CONTROLLER INTERFACE 16 FN2969.10 November 16, 2006 82C55A INTERRUPT REQUEST PC3 PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PC4 PC5 PC7 PC6 82C55A PC2 PC1 PC0 TRACK “0” SENSOR SYNC READY INDEX D0 D1 D2 D3 D4 D5 D6 D7 INTERRUPT REQUEST PC3 PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PC4 PC5 PC6 82C55A MODE 0 (INPUT) PC0 PC1 PC2 R0 R1 R2 R3 R4 R5 R6 R7 FLOPPY DISK CONTROLLER AND DRIVE MODE 1 (INPUT) B LEVEL PAPER TAPE READER MODE 2 DATA STB ACK (IN) DATA READY ACK (OUT) STB ACK STOP/GO MACHINE TOOL START/STOP LIMIT SENSOR (H/V) OUT OF FLUID PB0 PB1 PB2 MODE 0 PB3 (OUTPUT) PB4 PB5 PB6 PB7 ENGAGE HEAD FORWARD/REV. READ ENABLE WRITE ENABLE DISC SELECT ENABLE CRC TEST BUSY LT PB0 PB1 PB2 MODE 0 PB3 (OUTPUT) PB4 PB5 PB6 PB7 CHANGE TOOL LEFT/RIGHT UP/DOWN HOR. STEP STROBE VERT. STEP STROBE SLEW/STEP FLUID ENABLE EMERGENCY STOP FIGURE 23. BASIC FLOPPY DISC INTERFACE FIGURE 24. MACHINE TOOL CONTROLLER INTERFACE 17 FN2969.10 November 16, 2006 82C55A Absolute Maximum Ratings TA = +25°C Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +8.0V Input, Output or I/O Voltage . . . . . . . . . . . . . GND-0.5V to VCC+0.5V ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1 Thermal Information Thermal Resistance (Typical, Note 1) θJA (°C/W) θJC(°C/W) CERDIP Package. . . . . . . . . . . . . . . . . 50 10 CLCC Package . . . . . . . . . . . . . . . . . . 65 14 PDIP Package . . . . . . . . . . . . . . . . . . . 50 N/A PLCC Package. . . . . . . . . . . . . . . . . . . 55 N/A MQFP Package . . . . . . . . . . . . . . . . . . 62 N/A Maximum Storage Temperature Range . . . . . . . . . .-65°C to +150°C Maximum Junction Temperature CDIP Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +175°C PDIP Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +150°C Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . +300°C (PLCC and MQFP Lead Tips Only) Operating Conditions Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +4.5V to 5.5V Operating Temperature Range CX82C55A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C IX82C55A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to 85°C MX82C55A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-55°C to 125°C Die Characteristics Gate Count. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000 Gates CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 1. θJA is measured with the component mounted on an evaluation PC board in free air. Electrical Specifications SYMBOL VIH VIL VOH VOL II IO IBHH VCC = 5.0V ±10%; TA = Operating Temperature Range TEST CONDITIONS MIN 2.0 2.2 IOH = -2.5mA, IOH = -100μA IOL +2.5mA VIN = VCC or GND, RD, CS, A1, A0, RESET, WR VO = VCC or GND, D0 - D7 VO = 3.0V. Ports A, B, C TA = -55°C TA = +128°C -50 -50 -450 -400 μA μA 3.0 VCC -0.4 -1.0 -10 MAX 0.8 0.4 +1.0 +10 UNITS V V V V μA μA PARAMETER Logical One Input Voltage Logical Zero Input Voltage Logical One Output Voltage Logical Zero Output Voltage Input Leakage Current I/O Pin Leakage Current Bus Hold High Current IBHL Bus Hold Low Current VO = 1.0V. Port A ONLY TA = -55°C TA = +128°C 50 50 -2.5 450 400 Note 2, 4 10 1 μA μA mA μA mA/MHz IDAR ICCSB ICCOP NOTES: Darlington Drive Current Standby Power Supply Current Operating Power Supply Current Ports A, B, C. Test Condition 3 VCC = 5.5V, VIN = VCC or GND. Output Open TA = +25°C, VCC = 5.0V, Typical (See Note 3) 2. No internal current limiting exists on Port Outputs. A resistor must be added externally to limit the current. 3. ICCOP = 1mA/MHz of Peripheral Read/Write cycle time. (Example: 1.0μs I/O Read/Write cycle time = 1mA). 4. Tested as VOH at -2.5mA. Capacitance TA = +25°C SYMBOL CIN CI/O PARAMETER Input Capacitance I/O Capacitance TYPICAL 10 20 UNITS pF pF TEST CONDITIONS FREQ = 1MHz, All Measurements are referenced to device GND 18 FN2969.10 November 16, 2006 82C55A AC Electrical Specifications VCC = +5V± 10%, GND = 0V; TA = Operating Temperature Range 82C55A-5 SYMBOL READ TIMING (1) tAR (2) tRA (3) tRR (4) tRD (5) tDF (6) tRV WRITE TIMING (7) tAW (8) tWA (9) tWW (10) tDW (11) tWD OTHER TIMING (12) tWB (13) tIR (14) tHR (15) tAK (16) tST (17) tPS (18) tPH (19) tAD (20) tKD (21) tWOB (22) tAOB (23) tSIB (24) tRIB (25) tRIT (26) tSIT (27) tAIT (28) tWIT (29) tRES WR = 1 to Output Peripheral Data Before RD Peripheral Data After RD ACK Pulse Width STB Pulse Width Peripheral Data Before STB High Peripheral Data After STB High ACK = 0 to Output ACK = 1 to Output Float WR = 1 to OBF = 0 ACK = 0 to OBF = 1 STB = 0 to IBF = 1 RD = 1 to IBF = 0 RD = 0 to INTR = 0 STB = 1 to INTR = 1 ACK = 1 to INTR = 1 WR = 0 to INTR = 0 Reset Pulse Width 0 0 200 100 20 50 20 500 350 175 250 150 150 150 150 200 150 150 200 0 0 200 100 20 50 20 500 350 175 250 150 150 150 150 200 150 150 200 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 1 2 1 1 1 1 1 1 1 1 1, (Note) 1 Address Stable Before WR Address Stable After WR WR Pulse Width Data Valid to WR High Data Valid After WR High 0 20 100 100 30 0 20 100 100 30 ns ns ns ns ns Address Stable Before RD Address Stable After RD RD Pulse Width Data Valid From RD Data Float After RD Time Between RDs and/or WRs 0 0 250 10 300 200 75 0 0 150 10 300 120 75 ns ns ns ns ns ns 1 2 PARAMETER MIN MAX MIN 82C55A MAX UNITS TEST CONDITIONS NOTE: Period of initial Reset pulse after power-on must be at least 50μsec. Subsequent Reset pulses may be 500ns minimum. 19 FN2969.10 November 16, 2006 82C55A Timing Waveforms RD tIR (13) INPUT tAR (1) CS, A1, A0 tRA (2) tRR (3) tHR (14) D7-D0 tRD (4) tDF (5) FIGURE 25. MODE 0 (BASIC INPUT) tWW (9) WR tDW (10) D7-D0 tAW (7) CS, A1, A0 tWA (8) tWD (11) OUTPUT tWS (12) FIGURE 26. MODE 0 (BASIC OUTPUT) tST (16) STB tSIB (23) IBF tSIT (26) tRIT (25) tRIB (24) INTR RD tPH (18) INPUT FROM PERIPHERAL tPS (17) FIGURE 27. MODE 1 (STROBED INPUT) 20 FN2969.10 November 16, 2006 82C55A Timing Waveforms WR (Continued) tWOB (21) tAOB (22) OBF INTR tWIT (28) ACK tAK (15) OUTPUT tWB (12) tAIT (27) FIGURE 28. MODE 1 (STROBED OUTPUT) DATA FROM CPU TO 82C55A WR (NOTE) tAOB (22) tWOB (21) INTR tAK (15) ACK tST (16) STB (NOTE) IBF tSIB (23) tAD (19) tPS (17) PERIPHERAL BUS tPH (18) RD DATA FROM PERIPHERAL TO 82C55A DATA FROM 82C55A TO PERIPHERAL DATA FROM 82C55A TO CPU tRIB (24) tKD (20) OBF FIGURE 29. MODE 2 (BIDIRECTIONAL) NOTE: Any sequence where WR occurs before ACK and STB occurs before RD is permissible. (INTR = IBF • MASK • STB • RD + OBF • MASK • ACK • WR) 21 FN2969.10 November 16, 2006 82C55A Timing Waveforms A0-A1, CS tAW (7) DATA BUS tDW (10) WR tWD (11) tWA (8) (Continued) A0-A1, CS tAR (1) tRR (3) RD (4) tRD DATA BUS VALID HIGH IMPEDANCE tDF (5) tRA (2) tWW (9) FIGURE 30. WRITE TIMING FIGURE 31. READ TIMING AC Test Circuit V1 AC Testing Input, Output Waveforms INPUT VIH + 0.4V R1 1.5V TEST POINT R2 C1 (SEE NOTE) VIL - 0.4V 1.5V VOL OUTPUT VOH OUTPUT FROM DEVICE UNDER TEST AC Testing: All AC Parameters tested as per test circuits. Input RISE and FALL times are driven at 1ns/V. TEST CONDITION DEFINITION TABLE TEST CONDITION 1 V1 1.7V VCC 1.5V R1 523Ω 2kΩ 750Ω R2 Open 1.7kΩ Open C1 150pF 50pF 50pF NOTE: Includes STRAY and JIG Capacitance 2 3 22 FN2969.10 November 16, 2006 82C55A Burn-In Circuits CERDIP F3 F4 F9 F8 F6 F7 F8 F9 F4 F3 GND F0 F1 F10 F6 F7 F8 F9 F10 F6 F7 F8 F9 F10 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 F13 F14 F15 F11 F7 F8 F9 F10 F12 F15 F14 F13 F11 VCC F12 C1 F11 F12 F13 F14 F2 F5 F15 F11 F12 F13 F14 F15 F11 F12 VCC C1 F0 F1 F10 F6 F7 F8 F9 F10 F6 GND 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 6 5 4 3 2 1 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 F5 F15 F11 F12 F13 F14 F15 F11 F12 CLCC F11 F12 F13 F14 F7 F6 F2 FN2969.10 November 16, 2006 NOTES: 1. VCC = 5.5V ± 0.5V 2. VIH = 4.5V ± 10% 3. VIL = -0.2V to 0.4V 4. GND = 0V NOTES: 1. C1 = 0.01μF minimum 2. All resistors are 47kΩ ± 5% 3. f0 = 100kHz ± 10% 4. f1 = f0 ÷ 2; f2 = f1 ÷ 2; . . . ; f15 = f14 ÷ 2 23 82C55A Die Characteristics METALLIZATION: Type: Silicon - Aluminum Thickness: 11kÅ ±1kÅ GLASSIVATION: Type: SiO2 Thickness: 8kÅ ±1kÅ Metallization Mask Layout 82C55A RD PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 WR CS RESET D0 GND D1 A1 A0 PC7 PC6 PC5 PC4 PC0 VCC PC1 D2 D3 D4 D5 D6 D7 PC2 PC3 PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 24 FN2969.10 November 16, 2006 82C55A Dual-In-Line Plastic Packages (PDIP) N E1 INDEX AREA 12 3 N/2 -B-AD BASE PLANE SEATING PLANE D1 B1 B 0.010 (0.25) M D1 A1 A2 L A C L E E40.6 (JEDEC MS-011-AC ISSUE B) 40 LEAD DUAL-IN-LINE PLASTIC PACKAGE INCHES SYMBOL A A1 A2 -C- MILLIMETERS MIN 0.39 3.18 0.356 0.77 0.204 50.3 0.13 15.24 12.32 MAX 6.35 4.95 0.558 1.77 0.381 53.2 15.87 14.73 NOTES 4 4 8 5 5 6 5 6 7 4 9 Rev. 0 12/93 MIN 0.015 0.125 0.014 0.030 0.008 1.980 0.005 0.600 0.485 MAX 0.250 0.195 0.022 0.070 0.015 2.095 0.625 0.580 B B1 C D D1 E E1 e eA eB L N eA eC C e C A BS eB NOTES: 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of Publication No. 95. 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3. 5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm). 6. E and eA are measured with the leads constrained to be perpendicular to datum -C- . 7. eB and eC are measured at the lead tips with the leads unconstrained. eC must be zero or greater. 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm). 9. N is the maximum number of terminal positions. 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm). 0.100 BSC 0.600 BSC 0.115 40 0.700 0.200 - 2.54 BSC 15.24 BSC 17.78 5.08 40 2.93 25 FN2969.10 November 16, 2006 82C55A Ceramic Dual-In-Line Frit Seal Packages (CERDIP) c1 -A-DBASE METAL E b1 M -Bbbb S BASE PLANE SEATING PLANE S1 b2 b ccc M C A-B S AA C A-B S D Q -CA L DS M (b) SECTION A-A (c) LEAD FINISH F40.6 MIL-STD-1835 GDIP1-T40 (D-5, CONFIGURATION A) 40 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE INCHES SYMBOL A b b1 b2 b3 c MIN 0.014 0.014 0.045 0.023 0.008 0.008 0.510 MAX 0.225 0.026 0.023 0.065 0.045 0.018 0.015 2.096 0.620 MILLIMETERS MIN 0.36 0.36 1.14 0.58 0.20 0.20 12.95 MAX 5.72 0.66 0.58 1.65 1.14 0.46 0.38 53.24 15.75 NOTES 2 3 4 2 3 5 5 6 7 2, 3 8 Rev. 0 4/94 α eA c1 D E e eA eA/2 L Q S1 e DS eA/2 c 0.100 BSC 0.600 BSC 0.300 BSC 0.125 0.015 0.005 90o 40 0.200 0.070 105o 0.015 0.030 0.010 0.0015 2.54 BSC 15.24 BSC 7.62 BSC 3.18 0.38 0.13 90o 40 5.08 1.78 105o 0.38 0.76 0.25 0.038 aaa M C A - B S D S NOTES: 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer’s identification shall not be used as a pin one identification mark. 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied. 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2. 5. This dimension allows for off-center lid, meniscus, and glass overrun. 6. Dimension Q shall be measured from the seating plane to the base plane. 7. Measure dimension S1 at all four corners. 8. N is the maximum number of terminal positions. 9. Dimensioning and tolerancing per ANSI Y14.5M - 1982. 10. Controlling dimension: INCH. α aaa bbb ccc M N 26 FN2969.10 November 16, 2006 82C55A Ceramic Leadless Chip Carrier Packages (CLCC) 0.010 S E H S D D3 J44.A MIL-STD-1835 CQCC1-N44 (C-5) 44 PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE INCHES SYMBOL A A1 B B1 MIN 0.064 0.054 0.033 0.022 MAX 0.120 0.088 0.039 0.028 MILLIMETERS MIN 1.63 1.37 0.84 0.56 MAX 3.05 2.24 0.99 0.71 NOTES 6, 7 4 2, 4 2 2 2 5 5 3 3 3 Rev. 0 5/18/94 j x 45o B E3 E B2 B3 D D1 D2 0.072 REF 0.006 0.640 0.022 0.662 1.83 REF 0.15 16.26 0.56 16.81 0.500 BSC 0.250 BSC 0.640 0.662 0.662 12.70 BSC 6.35 BSC 16.26 16.81 16.81 h x 45o 0.010 S E F S A A1 PLANE 2 PLANE 1 D3 E E1 E2 E3 e e1 h j 0.007 M E F S H S B1 0.500 BSC 0.250 BSC 0.662 12.70 BSC 6.35 BSC 16.81 1.27 BSC 0.38 1.02 REF 0.51 REF 1.14 1.14 1.90 0.08 11 11 44 1.40 1.40 2.41 0.38 0.050 BSC 0.015 - -E- 0.040 REF 0.020 REF 0.045 0.045 0.075 0.003 11 11 44 0.055 0.055 0.095 0.015 L L1 L3 e L -H- L2 L3 ND NE N -FE1 B3 NOTES: 1. Metallized castellations shall be connected to plane 1 terminals and extend toward plane 2 across at least two layers of ceramic or completely across all of the ceramic layers to make electrical connection with the optional plane 2 terminals. 2. Unless otherwise specified, a minimum clearance of 0.015 inch (0.38mm) shall be maintained between all metallized features (e.g., lid, castellations, terminals, thermal pads, etc.) 3. Symbol “N” is the maximum number of terminals. Symbols “ND” and “NE” are the number of terminals along the sides of length “D” and “E”, respectively. 4. The required plane 1 terminals and optional plane 2 terminals (if used) shall be electrically connected. 5. The corner shape (square, notch, radius, etc.) may vary at the manufacturer’s option, from that shown on the drawing. 6. Chip carriers shall be constructed of a minimum of two ceramic layers. 7. Dimension “A” controls the overall package thickness. The maximum “A” dimension is package height before being solder dipped. 8. Dimensioning and tolerancing per ANSI Y14.5M-1982. 9. Controlling dimension: INCH. E2 L2 B2 L1 e1 D1 D2 27 FN2969.10 November 16, 2006 82C55A Plastic Leaded Chip Carrier Packages (PLCC) 0.042 (1.07) 0.048 (1.22) PIN (1) IDENTIFIER C L 0.042 (1.07) 0.056 (1.42) 0.050 (1.27) TP 0.004 (0.10) C N44.65 (JEDEC MS-018AC ISSUE A) 44 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE INCHES SYMBOL A MIN 0.165 0.090 0.685 0.650 0.291 0.685 0.650 0.291 44 MAX 0.180 0.120 0.695 0.656 0.319 0.695 0.656 0.319 MILLIMETERS MIN 4.20 2.29 17.40 16.51 7.40 17.40 16.51 7.40 44 MAX 4.57 3.04 17.65 16.66 8.10 17.65 16.66 8.10 NOTES 3 4, 5 3 4, 5 6 Rev. 2 11/97 0.025 (0.64) R 0.045 (1.14) D2/E2 C L E1 E D2/E2 VIEW “A” A1 D D1 D2 E E1 D1 D 0.020 (0.51) MAX 3 PLCS A1 A 0.020 (0.51) MIN E2 N SEATING -C- PLANE 0.026 (0.66) 0.032 (0.81) 0.013 (0.33) 0.021 (0.53) 0.045 (1.14) MIN VIEW “A” TYP. 0.025 (0.64) MIN NOTES: 1. Controlling dimension: INCH. Converted millimeter dimensions are not necessarily exact. 2. Dimensions and tolerancing per ANSI Y14.5M-1982. 3. Dimensions D1 and E1 do not include mold protrusions. Allowable mold protrusion is 0.010 inch (0.25mm) per side. Dimensions D1 and E1 include mold mismatch and are measured at the extreme material condition at the body parting line. 4. To be measured at seating plane -C- contact point. 5. Centerline to be determined where center leads exit plastic body. 6. “N” is the number of terminal positions. 28 FN2969.10 November 16, 2006 82C55A Metric Plastic Quad Flatpack Packages (MQFP) D D1 -D- Q44.10x10 (JEDEC MS-022AB ISSUE B) 44 LEAD METRIC PLASTIC QUAD FLATPACK PACKAGE INCHES SYMBOL A A1 MIN 0.004 0.077 0.012 0.012 0.515 0.389 0.516 0.390 0.029 44 0.032 BSC MAX 0.096 0.010 0.083 0.018 0.016 0.524 0.399 0.523 0.398 0.040 MILLIMETERS MIN 0.10 1.95 0.30 0.30 13.08 9.88 13.10 9.90 0.73 44 0.80 BSC MAX 2.45 0.25 2.10 0.45 0.40 13.32 10.12 13.30 10.10 1.03 NOTES 6 3 4, 5 3 4, 5 7 Rev. 2 4/99 NOTES: 1. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. 2. All dimensions and tolerances per ANSI Y14.5M-1982. 3. Dimensions D and E to be determined at seating plane -C- . 4. Dimensions D1 and E1 to be determined at datum plane -H- . 5. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm (0.010 inch) per side. 6. Dimension b does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total. 7. “N” is the number of terminal positions. 0.13/0.23 0.005/0.009 -AE E1 -B- A2 b b1 D D1 E e PIN 1 SEATING A PLANE 0.076 0.003 12o-16o 0.40 0.016 MIN 0o MIN 0o-7o A2 A1 0.20 M 0.008 C A-B S -CDS b b1 0.13/0.17 0.005/0.007 BASE METAL WITH PLATING E1 L N e -H- L 12o-16o All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 29 FN2969.10 November 16, 2006