HI1179-EV

HI1179 August 1997 8-Bit, 35 MSPS, Video A/D Converter Description The HI1179 is an 8-bit CMOS analog-to-digital converter for video use that features a sync clamp function. The adoption of a 2-step parallel method realizes low power consumption and a maximum conversion speed of 35 MSPS, allowing up to 8x over sampling of NTSC and PAL signals. The HI1179 is available in the Industrial temperature range and is supplied in 32 lead Plastic Metric Quad Flatpack (MQFP) package. For lower sampling rates, refer to the HI1176 data sheet. Features • Resolution 8-Bit . . . . . . . . . . . . . . . . . . ±0.5 LSB (DNL) • ENOB at fIN = 1MHz . . . . . . . . . . . . . . . . . . . . . . 7.6 Bits • Maximum Sampling Frequency . . . . . . . . . . . 35 MSPS • Low Power Consumption 80mW (at 35 MSPS Typ) (Reference Current Excluded) • Built-In Input Clamp Function (DC Restore) • No Sample/Hold Required • Internal Voltage Reference • Input CMOS Compatible • Three-State TTL Compatible Output • Single Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . +5V • Low Input Capacitance (Typ) . . . . . . . . . . . . . . . . . 8pF • Reference Impedance (Typ) . . . . . . . . . . . . . . . . . 330Ω • Direct Replacement for Sony CXD1179 Ordering Information PART NUMBER HI1179JCQ HI1179-EV TEMP. RANGE (oC) -40 to 85 25 PACKAGE 32 Ld MQFP PKG. NO. Q32.7x7-S Evaluation Board Applications • Desktop Video • Multimedia • Video Digitizing • Image Scanners • Low Cost High Speed Data Acquisition Systems Pinout HI1179 (MQFP) TOP VIEW VRBS DVSS DVSS VREF CCP CLE OE NC (LSB) D0 D1 D2 D3 D4 D5 D6 (MSB) D7 1 2 3 4 5 6 7 8 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 9 10 11 12 13 14 15 16 VRB AVSS AVSS VIN AVDD AVDD VRT VRTS NC DVDD DVDD TEST TEST AVDD CLK CLP CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999 File Number 3666.3 4-1110 HI1179 Functional Block Diagram DVSS 28 OE 30 DVSS 31 D0 (LSB) D1 D2 D3 D4 D5 D6 D7 (MSB) 1 2 3 4 5 6 7 8 UPPER DATA LATCHES LOWER DATA LATCHES LOWER ENCODER (4-BIT) LOWER SAMPLING COMPARATORS (4-BIT) REFERENCE SUPPLY 25 VRBS 24 VRB 23 AVSS 22 AVSS 21 VIN LOWER ENCODER (4-BIT) LOWER SAMPLING COMPARATORS (4-BIT) 20 AVDD 19 AVDD 18 VRT UPPER ENCODER (4-BIT) UPPER SAMPLING COMPARATORS (4-BIT) 17 VRTS 16 AVDD DVDD 10 DVDD 11 CLK 12 CLOCK GENERATOR NC 9 - + 15 CLP 14 TEST LOGIC 29 27 26 13 TEST NC 32 CLE CCP VREF Typical Application Schematic 74ACO4 CLOCK IN +5V (DIGITAL) 0.1µF +5V (ANALOG) 0.01µF 16 15 14 13 12 11 10 9 8 17 18 19 7 6 5 4 3 2 D7 D6 D5 D4 D3 D2 D1 D0 HA5020 VIDEO IN + 75Ω 0.1µF 10pF 1kΩ 1kΩ 0.01µF 20 21 22 23 - 1 24 25 26 27 28 29 30 31 32 GND (ANALOG) +5V (DIGITAL) GND (DIGITAL) NON-CLAMP APPLICATION (INTERNAL REFERENCE USED) 4-1111 HI1179 Absolute Maximum Ratings Supply Voltage, VDD. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7V Reference Voltage, VRT , VRB . . . . . . . . . . . . . . . . . . . . VDD to VSS Analog Input Voltage, VIN . . . . . . . . . . . . . . . . . . . . . . . . VDD to VSS Digital Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDD to VSS Digital Output Voltage, VOH , VOL . . . . . . . . . . . . . . . . . . VDD to VSS Thermal Information Thermal Resistance (Typical, Note 1) θJAoC/W MQFP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122 Maximum Junction Temperature (Plastic Package) . . . . . . . . 150oC Maximum Storage Temperature Range, TSTG . . . . -65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC (MQFP - Lead Tips Only) Recommended Operating Conditions (Note 2) Supply Voltage AVDD , AVSS, DVDD , DVSS . . . . . . . . . . . . . . . . +4.75V to +5.25V |DGND-AGND| . . . . . . . . . . . . . . . . . . . . . . . . . . . .0mV to 100mV Reference Input Voltage VRB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0V and Above VRT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.7V and Below Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . . -40oC to 85oC Analog Input Voltage, VIN . . . . . . . . . VRB to VRT (1.8VP-P to AVDD) Clock Pulse Width tPW1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14ns (Min) tPW0. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14ns (Min) CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 2. θJA is measured with the component mounted on an evaluation PC board in free air. Electrical Specifications PARAMETER SYSTEM PERFORMANCE Maximum Conversion Speed, fC Minimum Conversion Speed, fC Integral Non-Linearity, INL Differential Non-Linearity, DNL DYNAMIC CHARACTERISTICS ENOB fC = 35 MSPS, VDD = +5V, VRB = 0.5V, VRT = 2.5V, TA = 25oC (Note 2) TEST CONDITIONS MIN TYP MAX UNIT VIN = 0.5V to 2.5V, fIN = 1kHz Ramp VIN = 0.5V to 2.5V, fIN = 1kHz Ramp fC = 35 MSPS, VIN = 0.5V to 2.5V fC = 35 MSPS, VIN = 0.5V to 2.5V 35 -1.0 -0.5 40 ± 0.5 ± 0.3 0.5 +1.3 +0.5 MSPS MSPS LSB LSB fIN = 1MHz fIN = 5MHz - 7.6 7.3 1.0 0.5 30 - Bits Bits % Degree ps Differential Gain Error, DG Differential Phase Error, DP Aperture Jitter, tAJ Offset Voltage EOT EOB Sampling Delay, tSD ANALOG INPUTS Analog Input Bandwidth, BW NTSC 40 IRE Mod Ramp, fC = 14.3 MSPS -60 +55 - -40 +75 2 -20 +95 - mV mV ns -1dB -3dB - 25 60 8 - MHz MHz pF Analog Input Capacitance, CIN REFERENCE INPUT Reference Pin Current, IREF Reference Resistance (VRT to VRB), RREF VIN = 1.5V + 0.07VRMS 4.5 230 6.1 330 8.7 440 mA Ω 4-1112 HI1179 Electrical Specifications PARAMETER INTERNAL VOLTAGE REFERENCES Self Bias VRB VRT - VRB VRT - VRB DIGITAL INPUTS Digital Input Voltage VIH VIL Digital Input Current IIH IIL DIGITAL OUTPUTS Digital Output Current IOH IOL Digital Output Leakage Current IOZH IOZL TIMING CHARACTERISTICS Output Data Delay, tD Output Enable/Disable Delay Load is One TTL Gate and 10pF Load tPZH, tPZL tPHZ, tPLZ POWER SUPPLY CHARACTERISTIC Supply Current, IDD CLAMP CHARACTERISTICS Clamp Offset Voltage, EOC VIN = DC, PWS = 3µs VREF = 0.5V VREF = 2.5V Clamp Pulse Delay, tCPD NOTE: 3. Electrical specifications guaranteed only under the stated operating conditions. -20 -30 0 -10 25 +20 +10 mV mV ns fC = 35 MSPS, NTSC Ramp Wave Input 16 22 mA RL = 1K, CL = 15pF, OE = 5V → 0V RL = 1K, CL = 15pF, OE = 0V → 5V 7 5 13 8 18 14 ns ns OE = VDD, VDD = Max VOH = VDD VOL = 0V 16 16 µA µA OE = VSS , VDD = Min VOH = VDD - 0.5V VOL = 0.4V -1.1 3.7 -2.5 6.5 mA mA VDD = Max VIH = VDD VIL = 0V 5 5 µA µA 3.5 0.5 V V Short VRT to VRTS , Short VRB to AVSS Short VRB to VRBS , Short VRT to VRTS 0.52 1.96 2.13 0.56 2.10 2.33 0.60 2.24 2.53 V V V fC = 35 MSPS, VDD = +5V, VRB = 0.5V, VRT = 2.5V, TA = 25oC (Note 2) (Continued) TEST CONDITIONS MIN TYP MAX UNIT 4 6.5 11 ns 4-1113 HI1179 Timing Diagrams tPW1 tPW0 CLOCK ANALOG INPUT N N+1 N-2 N-1 N+3 N N+4 N+1 DATA OUTPUT N-3 N-2 : POINT FOR ANALOG SIGNAL SAMPLING tD = 13ns FIGURE 12. VI (1) ANALOG INPUT VI (2) VI (3) VI (4) EXTERNAL CLOCK UPPER COMPARATOR BLOCK S (1) C (1) S (2) C (2) S (3) C (3) S (4) C (4) UPPER DATA MD (0) MD (1) MD (2) MD (3) LOWER REFERENCE VOLTAGE RV (0) RV (1) RV (2) RV (3) LOWER COMPARATOR BLOCK A S (1) H (1) C (1) S (3) H (3) C (3) LOWER DATA A LD (-1) LD (1) LOWER COMPARATOR BLOCK B H (0) C (0) S (2) H (2) C (2) S (4) H (4) LOWER DATA B LD (-2) LD (0) LD (2) DIGITAL OUTPUT OUT (-2) OUT (-1) OUT (0) OUT (1) FIGURE 13. 4-1114 HI1179 Timing Diagrams (Continued) 7V (tPZL , tPLZ) OE S1 OPEN (tPZH , tPHZ) tPZL R1 500Ω FROM OUTPUT UNDER TEST CL 15pF R2 500Ω DATA OUTPUT WAVEFORM 2 TEST POINT DATA OUTPUT WAVEFORM 1 tPZH tPHZ 0.3V VOH 1.4V 0V tPLZ 3.5V VOL 0.3V 1.4V 1.4V 0V 4V FIGURE 14A. THREE-STATE LOAD CIRCUIT FIGURE 14B. THREE-STATE OUTPUT ENABLE/DISABLE TIMES Typical Performance Curves 8.0 fC = 35 MSPS fC = 35 MSPS, TA = 25oC, Unless Otherwise Specified -30 fC = 35 MSPS 7.5 HARMONICS (dBc) -40 SECOND HARMONIC ENOB 7.0 -50 THIRD HARMONIC -60 6.5 6.0 1 5 7.5 fIN (MHz) 10 15 -70 1 5 7.5 fIN (MHz) 10 15 FIGURE 15. ENOB vs INPUT FREQUENCY FIGURE 16. HARMONICS vs INPUT FREQUENCY 8.5 -30 fC = 35 MSPS 8.0 fIN = 1MHz 7.5 THD (dBc) fIN = 5MHz ENOB 7.0 fIN = 10MHz 6.5 -35 -40 fIN = 10MHz -45 fIN = 5MHz -50 fIN = 1MHz 6.0 -55 5.5 20 27 35 40 CLOCK FREQUENCY (MHz) -60 0 25 50 75 TEMPERATURE (oC) FIGURE 17. ENOB vs CLOCK FREQUENCY FIGURE 18. THD vs TEMPERATURE 4-1115 HI1179 Typical Performance Curves 9 fC = 35 MSPS 55 8 fIN = 1MHz SFDR (dBc) fIN = 5MHz 7 fIN = 10MHz 6 35 fC = 35 MSPS, TA = 25oC, Unless Otherwise Specified (Continued) 60 fC = 35 MSPS fIN = 1MHz 50 fIN = 5MHz 45 fIN = 10MHz ENOB 40 5 0 25 50 TEMPERATURE (oC) 75 30 0 25 50 TEMPERATURE (oC) 75 FIGURE 19. ENOB vs TEMPERATURE FIGURE 20. SFDR vs TEMPERATURE 0 150 TA = 75oC POWER DISSIPATION (mW) OUTPUT LEVEL (dB) -1 VDD = 5V 100 -2 50 VDD = 4V -3 0 0.1 1 fIN (MHz) 10 100 0 5 10 15 20 25 30 35 40 CLOCK FREQUENCY (MHz) FIGURE 21. OUTPUT LEVEL vs INPUT FREQUENCY FIGURE 22. POWER DISSIPATION vs CLOCK FREQUENCY Pin Descriptions PIN NUMBER 1-8 SYMBOL D0 to D7 EQUIVALENT CIRCUIT DESCRIPTION D0 (LSB) to D7 (MSB) output. D1 4-1116 HI1179 Pin Descriptions PIN NUMBER 9 (Continued) SYMBOL NC EQUIVALENT CIRCUIT DVDD DESCRIPTION This pin must be left open. Used for test purposes only. 9 DVSS 10 12 DVDD CLK DVDD Digital +5V. Clock Input. 12 DVSS 11, 13, 14 TEST 11 13 14 DVDD Pin 11 must be connected to DVDD . Pin 13, and Pin 14 must be connected to DVDD or DVSS . Used for test purposes only. DVSS 15 CLP DVDD Clamp Pulse Input. The input signal voltage is clamped to VREF while the clamp pulse is low. 15 DVSS 16, 19, 20 17 AVDD VRTS AVDD Analog +5V. When shorted with VRT , generates approximately +2.6V. 17 18 VRT AVDD Reference Voltage (Top). 24 VRB 18 24 Reference Voltage (Bottom). AVSS 4-1117 HI1179 Pin Descriptions PIN NUMBER 21 (Continued) SYMBOL VIN EQUIVALENT CIRCUIT AVDD DESCRIPTION Analog Input. 21 AVSS 22, 23 25 AVSS VRBS AVSS Analog Ground. When shorted with VRB , generates approximately +0.5V. 25 26 VREF AVDD Clamp Reference Voltage Input. 26 AVSS 27 CCP AVDD Integrates the voltage for clamp control. CCP and VIN voltage changes are in phase. 27 AVSS 28, 31 29 DVSS CLE DVDD Digital ground. When CLE is low, clamp function is activated. When CLE is high, clamp function is OFF and only the usual A/D converter function is active. By connecting CLE pin to DVDD via a several hundred Ω resistance, the clamp pulse can be tested. 29 DVSS CLAMP PULSE 30 OE DVDD When OE is low, data is valid. When OE is high, D0 to D7 pins are high impedance. 30 DVSS 4-1118 HI1179 A/D OUTPUT CODE TABLE INPUT SIGNAL VOLTAGE VRT • • • • • • • • VRB DIGITAL OUTPUT CODE STEP 255 • • • 128 127 • • • 0 0 0 0 0 1 0 0 1 0 1 0 1 MSB 1 1 1 1 1 • • • 0 1 • • • 0 0 0 0 0 1 0 1 0 1 1 1 LSB 1 Detailed Description The HI1179 is a 2-step A/D converter featuring a 4-bit upper comparator group and two lower comparator groups of 4 bits each. The reference voltage can be obtained from the onboard bias generator or be supplied externally. This IC uses an offset canceling type comparator that operates synchronously with an external clock. The operating modes of the part are input sampling/autozero (S), hold (H), and compare (C). The operation of the part is illustrated in Figure 2. A reference voltage that is between VRT-VRB is constantly applied to the upper 4-bit comparator group. VI(1) is sampled with the falling edge of the first clock by the upper comparator block. The lower block A also samples VI(1) on the same edge. The upper comparator block finalizes comparison data MD(1) with the rising edge of the first clock. Simultaneously the reference supply generates a reference voltage RV(1) that corresponds to the upper results and applies it to the lower comparator block A. The lower comparator block finalizes comparison data LD(1) with the rising edge of the second clock. MD(1) and LD(1) are combined and output as OUT(1) with the rising edge of the third clock. There is a 2.5 clock cycle delay from the analog input sampling point to the corresponding digital output data. Notice how the lower comparator blocks A and B alternate generating the lower data in order to increase the overall A/D sampling rate. Power, Grounding, and Decoupling Separate analog and digital grounds to reduce noise effects, connecting them at a single point near the HI1179. Analog and digital power should also be separated for optimum performance. If a single 5V supply is used, isolate the analog and digital power with an inductor or ferrite bead to minimize the digital noise on the analog supply. Bypass both the digital and analog VDD pins to their respective grounds with a ceramic 0.1µF capacitor close to the pin. Analog Input The analog input capacitance is small when compared with other flash type A/D converters. However, it is necessary to drive the input with a low impedance source with sufficient bandwidth and drive capability. Op amps such as the HA-2544, the HA5020 and the HFA1100 family should make excellent input amplifiers depending on the applications requirements. In order to prevent parasitic oscillation, it may be necessary to insert a resistor between the output of the amplifier and the A/D input. The input can be AC or DC coupled. If AC coupled the input will float to about 1/2 (VRT + VRB). The other option is to use the internal clamp, which will be discussed later. When DC coupling the input be sure to disable the clamp function (CLE, pin 29). Reference Input The HI1179 has an internal reference with the option to use an external reference if more accuracy is desired. The analog input range of the A/D is set by the voltage between VRT and VRB . The internal reference can be used by shorting VRT to VRTS and VRB to VRBS . The internal bias generator will set VRT to about 2.6V and VRB to about 0.6V. The analog input range of the A/D will now be from 0.6V to 2.6V. The internal reference may be subjected to power supply variations since the internal reference resistor ladder is connected directly to VDD and VSS . Any supply variations can be minimized by good decoupling of VRT and VRB . An external reference can be used for increased accuracy, by connecting the reference voltage to VRT and VRB . If an external reference is used, VRT should be keep below 2.8V and (VRT - VRB) should be less than 2.8V and greater than 1.8V. If a VRB below +0.6V is used the linearity of the part may degrade. An ICL8069 reference and a dual op amp, with outputs connect to VRT and VRB , makes a good, low cost external reference. Bypass VRT and VRB to analog ground with a 0.1µF capacitor when using either internal or external references. Clamp Operation The HI1179 provides a clamp (DC restore) option that allows the user to clamp a portion of the analog input to a voltage set by the VREF pin before the signal is digitized. The clamp 4-1119 HI1179 function is enabled by tying CLE low. In this case a negative going pulse is sent to the CLP pin. VIN will now be clamped during the low period of the clamp pulse to the voltage on the VREF pin. Figure 15 shows the HI1179 configured for this mode of operation.The clamp pulse is latched by the ADC sampling clock through an external latch. This is not necessary to the operation of the clamp function but in video applications, if this is not done, then a slight beat might be generated as vertical sag according to the relation between the sampling frequency and the clamp frequency. The pulse width of the input clamp pulse will depend on the input signal. For example, a 1µs pulse width will allow the user to clamp the back porch of an NTSC input signal to the reference voltage, VREF . The clamp can be disabled by tying CLE high and then the HI1179 acts like a normal A/D converter, accepting a DC coupled input. The Typical Application Schematic illustrates the operation of HI1179 when the clamp function is not used. Additional information on the HI1179 is available in Application Note 9407, “Using the HI1176/HI1179 Evaluation Board”. Test Circuits +V S2 + S1 S1: ON IF A < B S2: ON IF A > B -V AB 8 COMPARATOR A8 A1 A0 B8 B1 B0 BUFFER “0” DVM CLK (35MHz) “1” 8 000 • • • 00 TO 111 • • • 10 CONTROLLER FIGURE 23. INTEGRAL AND DIFFERENTIAL NON-LINEARITY ERROR AND OFFSET VOLTAGE TEST CIRCUIT 2.6V fC -1kHz SG 0.6V 1 2 NTSC SIGNAL SOURCE 40 IRE MODULATION BURST 0.6V -5.2V TTL fC ECL AMP VIN DUT HI1179 8 TTL ECL 620 2.6V -5.2V 620 SYNC DG DP 8 HI20201 1 10-BIT D/A CLK 2 VECTOR SCOPE HPF ERROR RATE COUNTER 100 IRE 0 -40 SG (CW) FIGURE 24. MAXIMUM OPERATIONAL SPEED AND DIFFERENTIAL GAIN AND PHASE ERROR TEST CIRCUIT 4-1120 HI1179 Test Circuits (Continued) 2.6V 0.6V VDD VRT VIN VRB CLK OE GND VOL 2.6V IOL 0.6V VDD VRT VIN VRB CLK IOH + OE GND VOH + - - FIGURE 25A. FIGURE 25B. FIGURE 25. DIGITAL OUTPUT CURRENT TEST CIRCUIT Typical Application Circuits + 5V (DIGITAL) 74ACO4 CLOCK IN CK CLAMP PULSE IN LATCH Q 0.01µF 16 15 14 13 12 11 10 9 8 17 18 19 10µF + 10pF 1k 1k 0.01µF 75Ω 0.1µF 20 21 22 23 7 6 5 4 3 2 D7 D6 D5 D4 D3 D2 D1 D0 0.1µF +5V (ANALOG) HA5020 VIDEO IN + - 1 24 25 26 27 28 29 30 31 32 +5V (ANALOG) 20K VREF 0.01µF GND (ANALOG) GND (DIGITAL) FIGURE 26. INPUT CLAMP APPLICATION (INTERNAL REFERENCE USED) 4-1121 HI1179 Typical Application Circuits ICL8069 REFERENCE (Continued) AMP A/D DSP/µP D/A AMP HA5020 (Single) HA5022 (Dual) HA5024 (Quad) HA5013 (Triple) HFA1105 (Single) HFA1205 (Dual) HFA1405 (Quad) HI1179 (8-Bit) HSP9501 HSP48410 HSP48908 HSP48901 HSP48212 HSP43881 HSP43168 HI1171 (8-Bit) CA3338 (8-Bit) HA5020 (Single) HA2842 (Single) HFA1115 (Single) HFA1212 (Dual) HFA1412 (Quad) HSP9501: Programmable Data Buffer HSP48410: Histogrammer/Accumulating Buffer, 10-Bit Pixel Resolution, 4K x 4K Frame Size HSP48908: 2-D Convolver, 3 x 3 Kernal Convolution, 8-Bit HSP48901: 3 x 3 Image Filter, 30MHz, 8-Bit HSP48212: Video Mixer HSP43881: Digital Filter, 30MHz, 1-D and 2-D FIR Filters HSP43168: Dual FIR Filter, 10-Bit, 33MHz/45MHz CMOS Logic Available in HC, HCT, AC, ACT and FCT. FIGURE 27. 8-BIT VIDEO COMPONENTS Static Performance Definitions Offset, full-scale, and gain all use a measured value of the internal voltage reference to determine the ideal plus and minus full-scale values. The results are all displayed in LSBs. Offset Error (VOS) The first code transition should occur at a level 1/2 LSB above the negative full-scale. Offset is defined as the deviation of the actual code transition from this point. Note that this is adjustable to zero. Full-Scale Error (FSE) The last code transition should occur for a analog input that is 11/2 LSBs below positive full scale. Full-scale error is defined as the deviation of the actual code transition from this point. Differential Linearity Error (DNL) DNL is the worst case deviation of a code width from the ideal value of 1 LSB. The converter is guaranteed to have no missing codes. Integral Linearity Error (INL) INL is the worst case deviation of a code center from a best fit straight line calculated from the measured data. Dynamic Performance Definitions Fast Fourier Transform (FFT) techniques are used to evaluate the dynamic performance of the HI1179. A low distortion sine wave is applied to the input, it is sampled, and the output is stored in RAM. The data is then transformed into the frequency domain with a 1024 point FFT and analyzed to evaluate the dynamic performance of the A/D. The sine wave input to the part is -0.5dB down from full scale for all these tests. The distortion numbers are quoted in dBc (decibels with respect to carrier) and DO NOT include any correction factors for normalizing to full scale. Signal-to-Noise Ratio (SNR) SNR is the measured RMS signal to RMS noise at a specified input and sampling frequency. The noise is the RMS sum of all of the spectral components except the fundamental and the first five harmonics. Signal-to-Noise + Distortion Ratio (SINAD) SINAD is the measured RMS signal to RMS sum of all other spectral components below the Nyquist frequency excluding DC. Effective Number Of Bits (ENOB) The effective number of bits (ENOB) is derived from the SINAD data. ENOB is calculated from: ENOB = (SINAD - 1.76 + VCORR) / 6.02, where: VCORR = 0.5dB. 4-1122 HI1179 Total Harmonic Distortion This is the ratio of the RMS sum of the first 5 harmonic components to the RMS value of the measured input signal. 2nd and 3rd Harmonic Distortion This is the ratio of the RMS value of the 2nd and 3rd harmonic component respectively to the RMS value of the measured input signal. Spurious Free Dynamic Range (SFDR) SFDR is the ratio of the fundamental RMS amplitude to the RMS amplitude of the next largest spur or spectral component. If the harmonics are buried in the noise floor it is the largest peak. Full Power Input Bandwidth Full power bandwidth is the frequency at which the amplitude of the digitally reconstructed output has decreased 3dB below the amplitude of the input sine wave. The input sine wave has a peak-to-peak amplitude equal to the reference voltage. The bandwidth given is measured at the specified sampling frequency. Timing Definitions Sampling Delay (tSD) Sampling delay is the time delay between the external sample command (the falling edge of the clock) and the time at which the signal is actually sampled. This delay is due to internal clock path propagation delays. Aperture Jitter (tAJ) This is the RMS variation in the sampling delay due to variation of internal clock path delays. Data Latency (tLAT) After the analog sample is taken, the data on the bus is available after 2.5 cycles of the clock. This is due to the architecture of the converter where the data has to ripple through the stages. This delay is specified as the data latency. After the data latency time, the data representing each succeeding sample is output at the following clock pulse. The digital data lags the analog input by 2.5 cycles. Output Data Delay (tD) Output Data Delay is the delay time from when the data is valid (rising clock edge) to when it shows up at the output bus. This is due to internal delays at the digital output. All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see web site http://www.intersil.com Sales Office Headquarters NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240 EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029 4-1123