ICL3238

® ICL3224, ICL3226, ICL3238, ICL3244 Data Sheet March 1, 2006 FN4876.10 1 Microamp, +3V to +5.5V, 250kbps, RS-232 Transceivers with Enhanced Automatic Powerdown The Intersil ICL32XX devices are 3.0V to 5.5V powered RS-232 transmitters/receivers which meet ElA/TIA-232 and V.28/V.24 specifications, even at VCC = 3.0V. Targeted applications are PDAs, Palmtops, and notebook and laptop computers where the low operational, and even lower standby, power consumption is critical. Efficient on-chip charge pumps, coupled with manual and enhanced automatic powerdown functions, reduce the standby supply current to a 1µA trickle. Small footprint packaging, and the use of small, low value capacitors ensure board space savings as well. Data rates greater than 250kbps are guaranteed at worst case load conditions. This family is fully compatible with 3.3V only systems, mixed 3.3V and 5.0V systems, and 5.0V only systems. The ICL3244 is a 3 driver, 5 receiver device that provides a complete serial port suitable for laptop or notebook computers. The ICL3244/38 also include a noninverting always-active receiver for RING INDICATOR monitoring. These devices feature an enhanced automatic powerdown function which powers down the on-chip powersupply and driver circuits. This occurs when all receiver and transmitter inputs detect no signal transitions for a period of 30sec. These devices power back up, automatically, whenever they sense a transition on any transmitter or receiver input. Table 1 summarizes the features of the devices represented by this data sheet, while Application Note AN9863 summarizes the features of each device comprising the ICL32XX 3V family. Features • Pb-Free Plus Anneal Available (RoHS Compliant) • ±15kV ESD Protected (Human Body Model) • Manual and Enhanced Automatic Powerdown Features • Drop in Replacements for MAX3224, MAX3226, MAX3238, MAX3244 • Meets EIA/TIA-232 and V.28/V.24 Specifications at 3V • Latch-Up Free • RS-232 Compatible with VCC = 2.7V • On-Chip Voltage Converters Require Only Four External 0.1µF Capacitors • Flow-Through Pinout (ICL3238) • Guaranteed Mouse Driveability (ICL3244) • “Ready to Transmit” Indicator Output (ICL3224/26) • Receiver Hysteresis For Improved Noise Immunity • Guaranteed Minimum Data Rate . . . . . . . . . . . . . 250kbps • Guaranteed Minimum Slew Rate . . . . . . . . . . . . . . . 6V/µs • Wide Power Supply Range . . . . . . . Single +3V to +5.5V • Low Supply Current in Powerdown State. . . . . . . . . . .1µA Applications • Any System Requiring RS-232 Communication Ports - Battery Powered, Hand-Held, and Portable Equipment - Laptop Computers, Notebooks, Palmtops - Modems, Printers and other Peripherals - Digital Cameras - Cellular/Mobile Phones - Data Cradles Related Literature • Technical Brief TB363 “Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)” • AN9863, “3V to +5.5V, 250k-1Mbps, RS-232 Transmitters/Receivers” TABLE 1. SUMMARY OF FEATURES PART NUMBER ICL3224 ICL3226 ICL3238 ICL3244 NO. OF NO. OF Tx. Rx. 2 1 5 3 2 1 3 5 NO. OF MONITOR Rx. (ROUTB) 0 0 1 1 DATA RATE (kbps) 250 250 250 250 Rx. ENABLE FUNCTION? NO NO NO NO READY OUTPUT? YES YES NO NO MANUAL POWERDOWN? YES YES YES YES ENHANCED AUTOMATIC POWERDOWN YES YES YES YES 1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2001, 2002, 2004-2006. All Rights Reserved All other trademarks mentioned are the property of their respective owners. ICL3224, ICL3226, ICL3238, ICL3244 Ordering Information PART NUMBER* ICL3224CA PART MARKING ICL3224CA TEMP. RANGE (°C) 0 to 70 0 to 70 -40 to 85 -40 to 85 0 to 70 0 to 70 -40 to 85 -40 to 85 0 to 70 PACKAGE 20 Ld SSOP 20 Ld SSOP (Pb-free) 20 Ld SSOP 20 Ld SSOP (Pb-free) 16 Ld SSOP 16 Ld SSOP (Pb-free) 16 Ld SSOP 16 Ld SSOP (Pb-free) 28 Ld SSOP PKG. DWG. # M20.209 M20.209 M20.209 M20.209 M16.209 M16.209 M16.209 M16.209 M28.209 Ordering Information PART NUMBER* PART MARKING (Continued) TEMP. RANGE (°C) 0 to 70 -40 to 85 -40 to 85 0 to 70 -40 to 85 PACKAGE 28 Ld SSOP (Pb-free) 28 Ld SSOP 28 Ld SSOP (Pb-free) 28 Ld SSOP 28 Ld SSOP PKG. DWG. # M28.209 M28.209 M28.209 M28.209 M28.209 ICL3224CAZ 3224CAZ (Note) ICL3224IA ICL3224IAZ (Note) ICL3226CA ICL3224IA 3224IAZ ICL3226CA ICL3238CAZ ICL3238CAZ (Note) ICL3238IA ICL3238IAZ (Note) ICL3244CA ICL3244IA ICL3238IA ICL3238IAZ ICL3244CA ICL3244IA ICL3226CAZ ICL3226CAZ (Note) ICL3226IA ICL3226IAZ (Note) ICL3238CA ICL3226IA ICL3226IAZ ICL3238CA * Most surface mount devices are available on tape and reel; add “-T” to suffix. NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. Pinouts ICL3224 (SSOP) TOP VIEW READY 1 C1+ 2 V+ 3 20 FORCEOFF 19 VCC 18 GND 17 T1OUT 16 R1IN 15 R1OUT 14 FORCEON 13 T1IN 12 T2IN 11 INVALID READY 1 C1+ 2 V+ 3 ICL3226 (SSOP) TOP VIEW 16 FORCEOFF 15 VCC 14 GND 13 T1OUT 12 FORCEON 11 T1IN 10 INVALID 9 R1OUT C1- 4 C2+ 5 C2- 6 V- 7 T2OUT 8 R2IN 9 R2OUT 10 C1- 4 C2+ 5 C2- 6 V- 7 R1IN 8 2 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 Pinouts (Continued) ICL3238 (SSOP) TOP VIEW C2+ 1 GND 2 C23 28 C1+ 27 V+ 26 VCC 25 C124 T1IN 23 T2IN 22 T3IN 21 R1OUT 20 R2OUT 19 T4IN 18 R3OUT 17 T5IN 16 R1OUTB 15 INVALID C2+ 1 C2- 2 V3 ICL3244 (SSOP) TOP VIEW 28 C1+ 27 V+ 26 VCC 25 GND 24 C123 FORCEON 22 FORCEOFF 21 INVALID 20 R2OUTB 19 R1OUT 18 R2OUT 17 R3OUT 16 R4OUT 15 R5OUT V- 4 T1OUT 5 T2OUT 6 T3OUT 7 R1IN 8 R2IN 9 T4OUT 10 R3IN 11 T5OUT 12 FORCEON 13 FORCEOFF 14 R1IN 4 R2IN 5 R3IN 6 R4IN 7 R5IN 8 T1OUT 9 T2OUT 10 T3OUT 11 T3IN 12 T2IN 13 T1IN 14 3 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 Pin Descriptions PIN VCC V+ VGND C1+ C1C2+ C2TIN TOUT RIN ROUT ROUTB INVALID READY System power supply input (3.0V to 5.5V). Internally generated positive transmitter supply (+5.5V). Internally generated negative transmitter supply (-5.5V). Ground connection. External capacitor (voltage doubler) is connected to this lead. External capacitor (voltage doubler) is connected to this lead. External capacitor (voltage inverter) is connected to this lead. External capacitor (voltage inverter) is connected to this lead. TTL/CMOS compatible transmitter Inputs. RS-232 level (nominally ±5.5V) transmitter outputs. RS-232 compatible receiver inputs. TTL/CMOS level receiver outputs. TTL/CMOS level, noninverting, always enabled receiver outputs. Active low output that indicates if no valid RS-232 levels are present on any receiver input. Active high output that indicates when the ICL32XX is ready to transmit (i.e., V- ≤ -4V) FUNCTION FORCEOFF Active low to shut down transmitters and on-chip power supply. This overrides any automatic circuitry and FORCEON (see Table 2). FORCEON Active high input to override automatic powerdown circuitry thereby keeping transmitters active. (FORCEOFF must be high). Typical Operating Circuits ICL3224 +3.3V + 0.1µF 2 + 4 5 + 6 13 T1IN 12 T2IN TTL/CMOS LOGIC LEVELS 15 R1OUT 10 R2OUT 1 READY 14 FORCEON GND 18 FORCEOFF INVALID R2 5kΩ 20 11 R1 5kΩ 9 R2IN 12 16 R1IN C1+ C1C2+ C2T1 T2 +3.3V 19 VCC V+ 3 + C3 0.1µF C4 0.1µF + T1OUT 8 T2OUT RS-232 LEVELS C1 0.1µF C2 0.1µF + 0.1µF C1+ ICL3226 15 VCC 3 V+ V- 7 T1 13 T1OUT 8 R1 5kΩ R1IN RS-232 LEVELS + C3 0.1µF C4 C1 0.1µF C2 0.1µF V- 7 17 C15 C2+ + 6 C211 2 + 4 + 0.1µF TTL/CMOS LOGIC LEVELS T1IN 9 R1OUT 1 READY FORCEOFF FORCEON GND 14 INVALID 16 10 VCC TO POWER CONTROL LOGIC VCC TO POWER CONTROL LOGIC 4 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 Typical Operating Circuits ICL3238 C3 (OPTIONAL CONNECTION, NOTE 2) +3.3V + + 0.1µF 28 + 25 C1+ 26 VCC 27 V+ 4 C +3 0.1µF NOTE 3 C4 0.1µF + +3.3V + 0.1µF 28 + 24 C1+ (Continued) ICL3244 26 VCC 27 V+ 3 + C3 0.1µF C1 0.1µF NOTE 3 C2 0.1µF C1 0.1µF C2 0.1µF C11 C2+ + 3 C224 T1IN 23 T2IN 22 T3IN 19 T4IN 17 T5IN T4 T3 T3 T2 T1 V- C11 C2+ + 2 C214 T1IN 13 T2IN 12 T3 T2 T1 V- C4 0.1µF + 9 T1OUT 10 T2OUT 11 T3OUT RS-232 LEVELS 5 T1OUT 6 T2OUT 7 T3OUT 10 T4OUT 12 T5OUT TTL/CMOS LOGIC LEVELS RS-232 LEVELS T3IN 20 R2OUTB 19 R1OUT 18 R2OUT R2 5kΩ R1 5kΩ 4 R1IN 5 R2IN 6 R3 5kΩ 7 R4 5kΩ 8 R5 FORCEON 5kΩ R5IN R4IN R3IN TTL/CMOS LOGIC LEVELS 16 R1OUTB 21 R1OUT 20 R2OUT 18 R3OUT 13 FORCEON VCC 14 FORCEOFF 15 INVALID GND 2 R3 5kΩ R2 5kΩ R1 5kΩ 8 R1IN 9 R2IN 11 R3IN 17 R3OUT RS-232 LEVELS 16 R4OUT 15 R5OUT 23 RS-232 LEVELS VCC TO POWER CONTROL LOGIC 22 FORCEOFF 21 INVALID GND 25 TO POWER CONTROL LOGIC NOTES: 1. THE NEGATIVE TERMINAL OF C3 CAN BE CONNECTED TO EITHER VCC OR GND. 2. FOR VCC = 3.15V (3.3V -5%), USE C1 - C4 = 0.1µF OR GREATER. FOR VCC = 3.0V (3.3V -10%), USE C1 - C4 = 0.22µF. 5 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 Absolute Maximum Ratings VCC to Ground. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 6V V+ to Ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 7V V- to Ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +0.3V to -7V V+ to V- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14V Input Voltages TIN, FORCEOFF, FORCEON . . . . . . . . . . . . . . . . . . -0.3V to 6V RIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±25V Output Voltages TOUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±13.2V ROUT, INVALID, READY . . . . . . . . . . . . . . . . -0.3V to VCC +0.3V Short Circuit Duration TOUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Continuous ESD Rating . . . . . . . . . . . . . . . . . . . . . . . . . See Specification Table Thermal Information Thermal Resistance (Typical, Note 4) θJA (°C/W) 16 Ld SSOP Package . . . . . . . . . . . . . . . . . . . . . . . 140 20 Ld SSOP Package . . . . . . . . . . . . . . . . . . . . . . . 125 28 Ld SSOP Package . . . . . . . . . . . . . . . . . . . . . . . 100 Maximum Junction Temperature (Plastic Package) . . . . . . . 150°C Maximum Storage Temperature Range . . . . . . . . . . -65°C to 150°C Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300°C (Lead Tips Only) Operating Conditions Temperature Range ICL32XXC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C ICL32XXI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to 85°C CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 3. θJA is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details. Electrical Specifications Test Conditions: VCC = 3V to 5.5V, C1 - C4 = 0.1µF (ICL3238: C1 - C4 = 0.22µF @ VCC = 3V); Unless Otherwise Specified. Typicals are at TA = 25°C TEST CONDITIONS TEMP (°C) MIN TYP MAX UNITS µA µA mA mA PARAMETER DC CHARACTERISTICS Supply Current, Automatic Powerdown Supply Current, Powerdown Supply Current, Automatic Powerdown Disabled All RIN Open, FORCEON = GND, FORCEOFF = VCC FORCEOFF = GND All Outputs Unloaded, FORCEON ICL3244, VCC = 3V = FORCEOFF = VCC All Others, VCC = 3.15V TIN, FORCEON, FORCEOFF TIN, FORCEON, FORCEOFF VCC = 3.3V VCC = 5.0V 25 25 25 25 - 1.0 1.0 0.3 0.3 10 10 1.0 1.0 LOGIC AND TRANSMITTER INPUTS AND RECEIVER OUTPUTS Input Logic Threshold Low Input Logic Threshold High Full Full Full 25 TIN, FORCEON, FORCEOFF FORCEOFF = GND IOUT = 1.6mA IOUT = -1.0mA Full Full Full Full 2.0 2.4 0.5 ±0.01 ±0.05 0.8 ±1.0 ±10 0.4 V V V V µA µA V V Transmitter Input Hysteresis Input Leakage Current Output Leakage Current Output Voltage Low Output Voltage High RECEIVER INPUTS Input Voltage Range Input Threshold Low VCC = 3.3V VCC = 5.0V Input Threshold High VCC = 3.3V VCC = 5.0V Input Hysteresis Input Resistance TRANSMITTER OUTPUTS Output Voltage Swing Output Resistance Output Short-Circuit Current Output Leakage Current VOUT = ±12V, VCC = 0V or 3V to 5.5V, Automatic Powerdown or FORCEOFF = GND All Transmitter Outputs Loaded with 3kΩ to Ground VCC = V+ = V- = 0V, Transmitter Output = ±2V VCC -0.6 VCC -0.1 -25 0.6 0.8 3 ±5.0 300 1.2 1.5 1.5 1.8 0.5 5 ±5.4 10M ±35 - Full 25 25 25 25 25 25 25 2.4 2.4 7 V V V V V V kΩ Full Full Full Full ±60 ±25 V Ω mA µA 6 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 Electrical Specifications Test Conditions: VCC = 3V to 5.5V, C1 - C4 = 0.1µF (ICL3238: C1 - C4 = 0.22µF @ VCC = 3V); Unless Otherwise Specified. Typicals are at TA = 25°C (Continued) TEST CONDITIONS T1IN = T2IN = GND, T3IN = VCC, T3OUT Loaded with 3kΩ to GND, T1OUT and T2OUT Loaded with 2.5mA Each See Figure 6 See Figure 6 IOUT = 1.6mA IOUT = -1.0mA ICL3238 All Others ICL3238 All Others ICL3238, Note 5 All Others, Note 5 Note 5 TEMP (°C) MIN ±5 TYP MAX UNITS PARAMETER MOUSE DRIVEABILITY (ICL3244 Only) Transmitter Output Voltage (See Figure 11) Full - - V ENHANCED AUTOMATIC POWERDOWN (FORCEON = GND, FORCEOFF = VCC) Receiver Input Thresholds to INVALID High Receiver Input Thresholds to INVALID Low INVALID, READY Output Voltage Low INVALID, READY Output Voltage High Receiver Positive or Negative Threshold to INVALID High Delay (tINVH) Receiver Positive or Negative Threshold to INVALID Low Delay (tINVL) Receiver or Transmitter Edge to Transmitters Enabled Delay (tWU) Receiver or Transmitter Edge to Transmitters Disabled Delay (tAUTOPWDN) TIMING CHARACTERISTICS Maximum Data Rate Receiver Propagation Delay RL = 3kΩ, CL = 1000pF, One Transmitter Switching Receiver Input to Receiver Output, CL = 150pF tPHL tPLH Full 25 25 25 25 25 25 CL = 150pF to 1000pF CL = 150pF to 2500pF 25 25 250 6 4 500 0.15 0.15 200 200 100 50 8 30 30 kbps µs µs ns ns ns ns V/µs V/µs Full Full Full Full 25 25 25 25 25 25 Full -2.7 -0.3 VCC-0.6 15 0.1 1 50 30 25 100 30 2.7 0.3 0.4 60 V V V V µs µs µs µs µs µs sec Receiver Output Enable Time Receiver Output Disable Time Transmitter Skew Receiver Skew Transition Region Slew Rate Normal Operation (ICL3238/44 Only) Normal Operation (ICL3238/44 Only) tPHL - tPLH tPHL - tPLH VCC = 3.3V, RL = 3kΩ to 7kΩ, Measured From 3V to -3V or -3V to 3V ESD PERFORMANCE RS-232 Pins (TOUT, RIN) Human Body Model IEC61000-4-2 Contact Discharge IEC61000-4-2 Air Gap Discharge All Other Pins NOTE: 4. An “edge” is defined as a transition through the transmitter or receiver input thresholds. Human Body Model 25 25 25 25 ±15 ±8 ±10 ±2.5 kV kV kV kV 7 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 Detailed Description These ICL32XX interface ICs operate from a single +3V to +5.5V supply, guarantee a 250kbps minimum data rate, require only four small external 0.1µF capacitors, feature low power consumption, and meet all ElA RS-232C and V.28 specifications. The circuit is divided into three sections: The charge pump, the transmitters, and the receivers. The ICL3238 and ICL3244 inverting receivers disable during forced (manual) powerdown, but not during automatic powerdown (see Table 2). Conversely, the monitor receiver remains active even during manual powerdown making it extremely useful for Ring Indicator monitoring. Standard receivers driving powered down peripherals must be disabled to prevent current flow through the peripheral’s protection diodes (see Figures 2 and 3). This renders them useless for wake up functions, but the corresponding monitor receiver can be dedicated to this task as shown in Figure 3. VCC RXIN -25V ≤ VRIN ≤ +25V GND 5kΩ RXOUT GND ≤ VROUT ≤ VCC Charge-Pump Intersil’s new ICL32XX family utilizes regulated on-chip dual charge pumps as voltage doublers, and voltage inverters to generate ±5.5V transmitter supplies from a VCC supply as low as 3.0V. This allows these devices to maintain RS-232 compliant output levels over the ±10% tolerance range of 3.3V powered systems. The efficient on-chip power supplies require only four small, external 0.1µF capacitors for the voltage doubler and inverter functions at VCC = 3.3V. See the “Capacitor Selection” section, and Table 3 for capacitor recommendations for other operating conditions. The charge pumps operate discontinuously (i.e., they turn off as soon as the V+ and V- supplies are pumped up to the nominal values), resulting in significant power savings. FIGURE 1. INVERTING RECEIVER CONNECTIONS VCC VCC CURRENT FLOW VOUT = VCC Transmitters The transmitters are proprietary, low dropout, inverting drivers that translate TTL/CMOS inputs to EIA/TIA-232 output levels. Coupled with the on-chip ±5.5V supplies, these transmitters deliver true RS-232 levels over a wide range of single supply system voltages. Transmitter outputs disable and assume a high impedance state when the device enters the powerdown mode (see Table 2). These outputs may be driven to ±12V when disabled. All devices guarantee a 250kbps data rate for full load conditions (3kΩ and 1000pF), VCC ≥ 3.0V, with one transmitter operating at full speed. Under more typical conditions of VCC ≥ 3.3V, RL = 3kΩ, and CL = 250pF, one transmitter easily operates at 1Mbps. Transmitter inputs float if left unconnected, and may cause ICC increases. Connect unused inputs to GND for the best performance. VCC Rx POWERED DOWN UART Tx GND SHDN = GND OLD RS-232 CHIP FIGURE 2. POWER DRAIN THROUGH POWERED DOWN PERIPHERAL VCC TRANSITION DETECTOR TO WAKE-UP LOGIC VCC R2OUTB RX POWERED DOWN UART VOUT = HI-Z R2OUT TX T1IN T1OUT FORCEOFF = GND R2IN ICL3238/44 Receivers All the ICL32XX devices contain standard inverting receivers, but only the ICL3238 and ICL3244 receivers can tristate, via the FORCEOFF control line. Additionally, the ICL3238 and ICL3244 include a noninverting (monitor) receiver (denoted by the ROUTB label) that is always active, regardless of the state of any control lines. Both receiver types convert RS-232 signals to CMOS output levels and accept inputs up to ±25V while presenting the required 3kΩ to 7kΩ input impedance (see Figure 1) even if the power is off (VCC = 0V). The receivers’ Schmitt trigger input stage uses hysteresis to increase noise immunity and decrease errors due to slow input signal transitions. 8 FIGURE 3. DISABLED RECEIVERS PREVENT POWER DRAIN FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 TABLE 2. POWERDOWN LOGIC TRUTH TABLE RCVR OR XMTR EDGE WITHIN 30 SEC? RS-232 LEVEL PRESENT AT RECEIVER INPUT? (NOTE 6) FORCEOFF FORCEON TRANSMITTER RECEIVER ROUTB INPUT INPUT OUTPUTS OUTPUTS OUTPUTS INVALID OUTPUT MODE OF OPERATION ICL3224, ICL3226 NO NO YES YES NO NO X X H H H H H H L L H H L L L L X X Active Active Active Active High-Z High-Z High-Z High-Z Active Active Active Active Active Active Active Active N.A. N.A. N.A. N.A. N.A. N.A. N.A. N.A. NO YES NO YES NO YES NO YES L H L H L H L H Normal Operation (Enhanced Auto Powerdown Disabled) Normal Operation (Enhanced Auto Powerdown Enabled) Powerdown Due to Enhanced Auto Powerdown Logic Manual Powerdown ICL322X - INVALID DRIVING FORCEON AND FORCEOFF (EMULATES AUTOMATIC POWERDOWN) X X NOTE 7 NOTE 7 NOTE 7 NOTE 7 Active High-Z Active Active N.A. N.A. YES NO H L Normal Operation Forced Auto Powerdown ICL3238, ICL3244 NO NO YES YES NO NO X X H H H H H H L L H H L L L L X X Active Active Active Active High-Z High-Z High-Z High-Z Active Active Active Active Active Active High-Z High-Z Active Active Active Active Active Active Active Active NO YES NO YES NO YES NO YES L H L H L H L H Normal Operation (Enhanced Auto Powerdown Disabled) Normal Operation (Enhanced Auto Powerdown Enabled) Powerdown Due to Enhanced Auto Powerdown Logic Manual Powerdown ICL3238, ICL3244 - INVALID DRIVING FORCEON AND FORCEOFF (EMULATES AUTOMATIC POWERDOWN) X X NOTES: 5. Applies only to the ICL3238 and ICL3244. 6. Input is connected to INVALID Output. NOTE 7 NOTE 7 NOTE 7 NOTE 7 Active High-Z Active High-Z Active Active YES NO H L Normal Operation Forced Auto Powerdown Powerdown Functionality This 3V family of RS-232 interface devices requires a nominal supply current of 0.3mA during normal operation (not in powerdown mode). This is considerably less than the 5mA to 11mA current required of 5V RS-232 devices. The already low current requirement drops significantly when the device enters powerdown mode. In powerdown, supply current drops to 1µA, because the on-chip charge pump turns off (V+ collapses to VCC, V- collapses to GND), and the transmitter outputs tristate. Inverting receiver outputs may or may not disable in powerdown; refer to Table 2 for details. This micro-power mode makes these devices ideal for battery powered and portable applications. the FORCEON and FORCEOFF inputs determine the IC’s mode. For always enabled operation, FORCEON and FORCEOFF are both strapped high. To switch between active and powerdown modes, under logic or software control, only the FORCEOFF input need be driven. The FORCEON state isn’t critical, as FORCEOFF dominates over FORCEON. Nevertheless, if strictly manual control over powerdown is desired, the user must strap FORCEON high to disable the enhanced automatic powerdown circuitry. ICL3238 and ICL3244 inverting (standard) receiver outputs also disable when the device is in powerdown, thereby eliminating the possible current path through a shutdown peripheral’s input protection diode (see Figures 2 and 3). Connecting FORCEOFF and FORCEON together disables the enhanced automatic powerdown feature, enabling them to function as a manual SHUTDOWN input (see Figure 4). Software Controlled (Manual) Powerdown These devices allow the user to force the IC into the low power, standby state, and utilize a two pin approach where 9 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 With any of the above control schemes, the time required to exit powerdown, and resume transmission is only 100µs. FORCEOFF PWR MGT LOGIC FORCEON INVALID ICL32XX are floating (but pulled to GND by the internal receiver pull down resistors), the INVALID logic detects the invalid levels and drives the output low. The power management logic then uses this indicator to power down the interface block. Reconnecting the cable restores valid levels at the receiver inputs, INVALID switches high, and the power management logic wakes up the interface block. INVALID can also be used to indicate the DTR or RING INDICATOR signal, as long as the other receiver inputs are floating, or driven to GND (as in the case of a powered down driver). VALID RS-232 LEVEL - INVALID = 1 2.7V INDETERMINATE I/O UART CPU 0.3V INVALID LEVEL - INVALID = 0 -0.3V FIGURE 4. CONNECTIONS FOR MANUAL POWERDOWN WHEN NO VALID RECEIVER SIGNALS ARE PRESENT INDETERMINATE When using both manual and enhanced automatic powerdown (FORCEON = 0), the ICL32XX won’t power up from manual powerdown until both FORCEOFF and FORCEON are driven high, or until a transition occurs on a receiver or transmitter input. Figure 5 illustrates a circuit for ensuring that the ICL32XX powers up as soon as FORCEOFF switches high. The rising edge of the Master Powerdown signal forces the device to power up, and the ICL32XX returns to enhanced automatic powerdown mode an RC time constant after this rising edge. The time constant isn’t critical, because the ICL32XX remains powered up for 30 seconds after the FORCEON falling edge, even if there are no signal transitions. This gives slow-to-wake systems (e.g., a mouse) plenty of time to start transmitting, and as long as it starts transmitting within 30 seconds both systems remain enabled. POWER MANAGEMENT UNIT MASTER POWERDOWN LINE 0.1µF 1MΩ -2.7V VALID RS-232 LEVEL - INVALID = 1 FIGURE 6. DEFINITION OF VALID RS-232 RECEIVER LEVELS Enhanced Automatic Powerdown Even greater power savings is available by using these devices which feature an enhanced automatic powerdown function. When the enhanced powerdown logic determines that no transitions have occurred on any of the transmitter nor receiver inputs for 30 seconds, the charge pump and transmitters powerdown, thereby reducing supply current to 1µA. The ICL32XX automatically powers back up whenever it detects a transition on one of these inputs. This automatic powerdown feature provides additional system power savings without changes to the existing operating system. Enhanced automatic powerdown operates when the FORCEON input is low, and the FORCEOFF input is high. Tying FORCEON high disables automatic powerdown, but manual powerdown is always available via the overriding FORCEOFF input. Table 2 summarizes the enhanced automatic powerdown functionality. FORCEOFF T_IN EDGE DETECT S 30sec TIMER EDGE DETECT R AUTOSHDN FORCEOFF FORCEON ICL32XX FIGURE 5. CIRCUIT TO ENSURE IMMEDIATE POWER UP WHEN EXITING FORCED POWERDOWN INVALID Output The INVALID output always indicates (see Table 2) whether or not 30µs have elapsed with invalid RS-232 signals (see Figures 6 and 8) persisting on all of the receiver inputs, giving the user an easy way to determine when the interface block should power down. Invalid receiver levels occur whenever the driving peripheral’s outputs are shut off (powered down) or when the RS-232 interface cable is disconnected. In the case of a disconnected interface cable where all the receiver inputs 10 R_IN FORCEON FIGURE 7. ENHANCED AUTOMATIC POWERDOWN LOGIC FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 Figure 7 illustrates the enhanced powerdown control logic. Note that once the ICL32XX enters powerdown (manually or automatically), the 30 second timer remains timed out (set), keeping the ICL32XX powered down until FORCEON transitions high, or until a transition occurs on a receiver or transmitter input. The INVALID output signal switches low to indicate that invalid levels have persisted on all of the receiver inputs for more than 30µs (see Figure 8), but this has no direct effect on the state of the ICL32XX (see the next sections for methods of utilizing INVALID to power down the device). INVALID switches high 1µs after detecting a valid RS-232 level on a receiver input. INVALID operates in all modes (forced or automatic powerdown, or forced on), so it is also useful for systems employing manual powerdown circuitry. The time to recover from automatic powerdown mode is typically 100µs. (an invalid RS-232 level), causing the 30µs timer to time-out and drive the IC into powerdown. Reconnecting the cable restores valid levels, causing the IC to power back up. FORCEON FORCEOFF INVALID I/O UART CPU ICL32XX Emulating Standard Automatic Powerdown If enhanced automatic powerdown isn’t desired, the user can implement the standard automatic powerdown feature (mimics the function on the ICL3221/23/43) by connecting the INVALID output to the FORCEON and FORCEOFF inputs, as shown in Figure 9. After 30µs of invalid receiver levels, INVALID switches low and drives the ICL32XX into a forced powerdown condition. INVALID switches high as soon as a receiver input senses a valid RS-232 level, forcing the ICL32XX to power on. See the “INVALID DRIVING FORCEON AND FORCEOFF” section of Table 2 for an operational summary. This operational mode is perfect for handheld devices that communicate with another computer via a detachable cable. Detaching the cable allows the internal receiver pull-down resistors to pull the inputs to GND FIGURE 9. CONNECTIONS FOR AUTOMATIC POWERDOWN WHEN NO VALID RECEIVER SIGNALS ARE PRESENT Hybrid Automatic Powerdown Options For devices which communicate only through a detachable cable, connecting INVALID to FORCEOFF (with FORCEON = 0) may be a desirable configuration. While the cable is attached INVALID and FORCEOFF remain high, so the enhanced automatic powerdown logic powers down the RS232 device whenever there is 30 seconds of inactivity on the receiver and transmitter inputs. Detaching the cable allows the receiver inputs to drop to an invalid level (GND), so INVALID switches low and forces the RS-232 device to power down. The ICL32XX remains powered down until the cable is reconnected (INVALID = FORCEOFF = 1) and a RECEIVER INPUTS TRANSMITTER INPUTS TRANSMITTER OUTPUTS tINVH INVALID OUTPUT tINVL tAUTOPWDN READY OUTPUT V+ VCC 0 VtWU tAUTOPWDN tWU } INVALID REGION FIGURE 8. ENHANCED AUTOMATIC POWERDOWN, INVALID AND READY TIMING DIAGRAMS 11 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 transition occurs on a receiver or transmitter input (see Figure 7). For immediate power up when the cable is reattached, connect FORCEON to FORCEOFF through a network similar to that shown in Figure 5. Operation Down to 2.7V ICL32XX transmitter outputs meet RS-562 levels (±3.7V), at the full data rate, with VCC as low as 2.7V. RS-562 levels typically ensure interoperability with RS-232 devices. Ready Output (ICL3224 and ICL3226 only) The Ready output indicates that the ICL322X is ready to transmit. Ready switches low whenever the device enters powerdown, and switches back high during power-up when V- reaches -4V or lower. Mouse Driveability The ICL3244 is specifically designed to power a serial mouse while operating from low voltage supplies. Figure 11 shows the transmitter output voltages under increasing load current. The on-chip switching regulator ensures the transmitters will supply at least ±5V during worst case conditions (15mA for paralleled V+ transmitters, 7.3mA for single V- transmitter). Capacitor Selection The charge pumps require 0.1µF capacitors for 3.3V operation. For other supply voltages refer to Table 3 for capacitor values. Do not use values smaller than those listed in Table 3. Increasing the capacitor values (by a factor of 2) reduces ripple on the transmitter outputs and slightly reduces power consumption. C2, C3, and C4 can be increased without increasing C1’s value, however, do not increase C1 without also increasing C2, C3, and C4 to maintain the proper ratios (C1 to the other capacitors). When using minimum required capacitor values, make sure that capacitor values do not degrade excessively with temperature. If in doubt, use capacitors with a larger nominal value. The capacitor’s equivalent series resistance (ESR) usually rises at low temperatures and it influences the amount of ripple on V+ and V-. TABLE 3. REQUIRED CAPACITOR VALUES (Note 8) VCC (V) 3.0 to 3.6 (3.3V ±10%) 3.15 to 3.6 (3.3V ±5%) 4.5 to 5.5 3.0 to 5.5 NOTE: 7. Parenthesized values apply only to the ICL3238 C1 (µF) 0.1 (0.22) (0.1) 0.047 0.1 (0.22) C2, C3, C4 (µF) 0.1 (0.22) (0.1) 0.33 0.47 (1.0) 5V/DIV FORCEOFF T1 VCC = +3.3V C1 - C4 = 0.1µF 2V/DIV T2 5V/DIV READY TIME (20µs/DIV.) FIGURE 10. TRANSMITTER OUTPUTS WHEN EXITING POWERDOWN 6 TRANSMITTER OUTPUT VOLTAGE (V) 5 4 3 2 1 0 -1 -2 -3 -4 -5 -6 0 1 2 3 4 5 6 7 8 9 10 VCC T2 ICL3244 T3 VOUT VOUT VCC = 3.0V T1 VOUT+ VOUT+ Power Supply Decoupling In most circumstances a 0.1µF bypass capacitor is adequate. In applications that are particularly sensitive to power supply noise, decouple VCC to ground with a capacitor of the same value as the charge-pump capacitor C1. Connect the bypass capacitor as close as possible to the IC. Transmitter Outputs when Exiting Powerdown Figure 10 shows the response of two transmitter outputs when exiting powerdown mode. As they activate, the two transmitter outputs properly go to opposite RS-232 levels, with no glitching, ringing, nor undesirable transients. Each transmitter is loaded with 3kΩ in parallel with 2500pF. Note that the transmitters enable only when the magnitude of the supplies exceed approximately 3V. LOAD CURRENT PER TRANSMITTER (mA) FIGURE 11. TRANSMITTER OUTPUT VOLTAGE vs LOAD CURRENT (PER TRANSMITTER, i.e., DOUBLE CURRENT AXIS FOR TOTAL VOUT+ CURRENT) High Data Rates The ICL32XX maintain the RS-232 ±5V minimum transmitter output voltages even at high data rates. Figure 12 details a transmitter loopback test circuit, and Figure 13 illustrates the loopback test result at 120kbps. For this test, all transmitters were simultaneously driving RS-232 loads in parallel with 12 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 1000pF, at 120kbps. Figure 14 shows the loopback results for a single transmitter driving 1000pF and an RS-232 load at 250kbps. The static transmitters were also loaded with an RS-232 receiver. VCC 0.1µF + C1 C1ICL32XX + C2 C2TIN ROUT FORCEON VCC FORCEOFF TOUT RIN 5K 1000pF C2+ VC4 + + T1OUT C1+ VCC V+ + C3 R1OUT VCC = +3.3V C1 - C4 = 0.1µF 2µs/DIV. 5V/DIV. T1IN FIGURE 14. LOOPBACK TEST AT 250kbps Interconnection with 3V and 5V Logic The ICL32XX directly interface with 5V CMOS and TTL logic families. Nevertheless, with the ICL32XX at 3.3V, and the logic supply at 5V, AC, HC, and CD4000 outputs can drive ICL32XX inputs, but ICL32XX outputs do not reach the minimum VIH for these logic families. See Table 4 for more information. TABLE 4. LOGIC FAMILY COMPATIBILITY WITH VARIOUS SUPPLY VOLTAGES VCC SYSTEM SUPPLY POWER-SUPPLY VOLTAGE VOLTAGE (V) (V) 3.3 3.3 5 FIGURE 12. TRANSMITTER LOOPBACK TEST CIRCUIT 5V/DIV. T1IN T1OUT COMPATIBILITY Compatible with all CMOS families. Compatible with all TTL and CMOS logic families. Compatible with ACT and HCT CMOS, and with TTL. ICL32XX outputs are incompatible with AC, HC, and CD4000 CMOS inputs. R1OUT VCC = +3.3V C1 - C4 = 0.1µF 5µs/DIV. 5 5 3.3 FIGURE 13. LOOPBACK TEST AT 120kbps 13 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 Typical Performance Curves 6 TRANSMITTER OUTPUT VOLTAGE (V) TRANSMITTER OUTPUT VOLTAGE (V) VOUT+ 4 ICL3224, ICL3226, ICL3244 2 1 TRANSMITTER AT 250kbps OTHER TRANSMITTERS AT 30kbps 0 -2 -4 -6 0 1000 2000 3000 4000 5000 LOAD CAPACITANCE (pF) VCC = 3.3V, TA = 25°C 6 VOUT+ 4 ICL3238 2 1 TRANSMITTER AT 250kbps OTHER TRANSMITTERS AT 30kbps 0 -2 -4 -6 VOUT - VOUT - 0 1000 2000 3000 4000 5000 LOAD CAPACITANCE (pF) FIGURE 15. TRANSMITTER OUTPUT VOLTAGE vs LOAD CAPACITANCE FIGURE 16. TRANSMITTER OUTPUT VOLTAGE vs LOAD CAPACITANCE 25 40 ICL3224 35 20 SLEW RATE (V/µs) -SLEW SUPPLY CURRENT (mA) 250kbps 30 25 20 15 20kbps 10 15 +SLEW 10 120kbps 5 0 1000 2000 3000 4000 5000 LOAD CAPACITANCE (pF) 5 0 1000 2000 3000 4000 5000 LOAD CAPACITANCE (pF) FIGURE 17. SLEW RATE vs LOAD CAPACITANCE FIGURE 18. SUPPLY CURRENT vs LOAD CAPACITANCE WHEN TRANSMITTING DATA 55 35 ICL3226 30 SUPPLY CURRENT (mA) 25 20 120kbps 15 10 20kbps 5 0 0 1000 2000 3000 4000 5000 LOAD CAPACITANCE (pF) 250kbps SUPPLY CURRENT (mA) ICL3238 50 45 40 35 30 25 20 0 1000 2000 3000 4000 5000 LOAD CAPACITANCE (pF) 20kbps 120kbps 250kbps FIGURE 19. SUPPLY CURRENT vs LOAD CAPACITANCE WHEN TRANSMITTING DATA FIGURE 20. SUPPLY CURRENT vs LOAD CAPACITANCE WHEN TRANSMITTING DATA 14 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 Typical Performance Curves 45 ICL3244 40 SUPPLY CURRENT (mA) 250kbps 35 30 120kbps 25 20 20kbps 15 0.5 10 0 1000 2000 3000 4000 5000 LOAD CAPACITANCE (pF) 0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 SUPPLY CURRENT (mA) 2.5 2.0 1.5 1.0 3.0 VCC = 3.3V, TA = 25°C (Continued) 3.5 NO LOAD ALL OUTPUTS STATIC SUPPLY VOLTAGE (V) FIGURE 21. SUPPLY CURRENT vs LOAD CAPACITANCE WHEN TRANSMITTING DATA FIGURE 22. SUPPLY CURRENT vs SUPPLY VOLTAGE Die Characteristics SUBSTRATE POTENTIAL (POWERED UP): GND TRANSISTOR COUNT: ICL3224: 937 ICL3226: 825 ICL3238: 1235 ICL3244: 1109 PROCESS: Si Gate CMOS 15 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 Small Outline Plastic Packages (SSOP) N INDEX AREA H E -B1 2 3 SEATING PLANE -AD -CA 0.25 0.010 L GAUGE PLANE 0.25(0.010) M BM M16.209 (JEDEC MO-150-AC ISSUE B) 16 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE INCHES SYMBOL A A1 A2 B C D E A2 C 0.10(0.004) C AM BS MILLIMETERS MIN 0.05 1.65 0.22 0.09 5.90 5.00 7.40 0.55 16 8° 0° 8° Rev. 3 MAX 2.00 1.85 0.38 0.25 6.50 5.60 8.20 0.95 NOTES 9 3 4 6 7 6/05 MIN 0.002 0.065 0.009 0.004 0.233 0.197 0.292 0.022 16 0° MAX 0.078 0.072 0.014 0.009 0.255 0.220 0.322 0.037 α A1 e B 0.25(0.010) M e H L N 0.026 BSC 0.65 BSC NOTES: 1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of Publication Number 95. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.20mm (0.0078 inch) per side. 4. Dimension “E” does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.20mm (0.0078 inch) per side. 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 6. “L” is the length of terminal for soldering to a substrate. 7. “N” is the number of terminal positions. 8. Terminal numbers are shown for reference only. 9. Dimension “B” does not include dambar protrusion. Allowable dambar protrusion shall be 0.13mm (0.005 inch) total in excess of “B” dimension at maximum material condition. 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. α 16 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 Shrink Small Outline Plastic Packages (SSOP) N INDEX AREA E -B1 2 3 0.25 0.010 L GAUGE PLANE H 0.25(0.010) M BM M20.209 (JEDEC MO-150-AE ISSUE B) 20 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE INCHES SYMBOL A A1 A2 B C D -C- MILLIMETERS MIN 1.73 0.05 1.68 0.25 0.09 7.07 5.20’ MAX 1.99 0.21 1.78 0.38 0.20’ 7.33 5.38 3 4 9 NOTES MIN 0.068 0.002 0.066 0.010’ 0.004 0.278 0.205 MAX 0.078 0.008’ 0.070’ 0.015 0.008 0.289 0.212 SEATING PLANE -AD A α A1 0.10(0.004) A2 C E e H L N e B 0.25(0.010) M C AM BS 0.026 BSC 0.301 0.025 20 0 deg. 8 deg. 0.311 0.037 0.65 BSC 7.65 0.63 20 0 deg. 8 deg. Rev. 3 11/02 7.90’ 0.95 6 7 α NOTES: 1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of Publication Number 95. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.20mm (0.0078 inch) per side. 4. Dimension “E” does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.20mm (0.0078 inch) per side. 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 6. “L” is the length of terminal for soldering to a substrate. 7. “N” is the number of terminal positions. 8. Terminal numbers are shown for reference only. 9. Dimension “B” does not include dambar protrusion. Allowable dambar protrusion shall be 0.13mm (0.005 inch) total in excess of “B” dimension at maximum material condition. 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. 17 FN4876.10 March 1, 2006 ICL3224, ICL3226, ICL3238, ICL3244 Shrink Small Outline Plastic Packages (SSOP) N INDEX AREA H E -B1 2 3 SEATING PLANE -AD -CA 0.25 0.010 L GAUGE PLANE 0.25(0.010) M BM M28.209 (JEDEC MO-150-AH ISSUE B) 28 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE INCHES SYMBOL A A1 A2 B C D E A2 C 0.10(0.004) C AM BS MILLIMETERS MIN 0.05 1.65 0.22 0.09 9.90 5.00 7.40 0.55 28 8° 0° 8° MAX 2.00 1.85 0.38 0.25 10.50 5.60 8.20 0.95 NOTES 9 3 4 6 7 Rev. 2 6/05 MIN 0.002 0.065 0.009 0.004 0.390 0.197 0.292 0.022 28 0° MAX 0.078 0.072 0.014 0.009 0.413 0.220 0.322 0.037 α A1 e B 0.25(0.010) M e H L N 0.026 BSC 0.65 BSC NOTES: 1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of Publication Number 95. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.20mm (0.0078 inch) per side. 4. Dimension “E” does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.20mm (0.0078 inch) per side. 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 6. “L” is the length of terminal for soldering to a substrate. 7. “N” is the number of terminal positions. 8. Terminal numbers are shown for reference only. 9. Dimension “B” does not include dambar protrusion. Allowable dambar protrusion shall be 0.13mm (0.005 inch) total in excess of “B” dimension at maximum material condition. 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. α All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 18 FN4876.10 March 1, 2006