ISL28230FBZ-T13

Datasheet ISL28130, ISL28230, ISL28430 Single, Dual, and Quad Micropower, Low Drift, RRIO Operational Amplifiers The ISL28130, ISL28230, and ISL28430 are single, dual and quad micropower, low offset drift operational amplifiers that are optimized for single and dual supply operation from 1.8V to 5.5V and ±0.9V to ±2.75V. Their low supply current of 20µA and rail-to-rail input/output enable the ISL28130, ISL28230, and ISL28430 to be an excellent general-purpose op amp for a range of applications. The ISL28130, ISL28230, and ISL28430 are ideal for handheld devices that operate off 2AA or single Li-ion batteries. The ISL28130 is available in industry standard pinouts for 5 Ld SOT-23, 5 Ld SC70, and 8 Ld SOIC packages. The ISL28230 is available in industry standard pinouts for 8 Ld MSOP, 8 Ld SOIC, and 8 Ld DFN packages. The ISL28430 is available in 14 Ld TSSOP and 14 Ld SOIC packages. Commercial devices operate across the temperature range of 0°C to 70°C. Full temperature range devices operate across the temperature range of -40°C to 125°C. Features ▪ Low input offset voltage: 40µV, Max. ▪ Low offset drift: 150nV/°C, Max. ▪ Input bias current: 250pA, Max. ▪ Quiescent current (per amplifier): 20µA, typical ▪ Single supply range: +1.8V to +5.5V ▪ Dual supply range: ±0.9V to ±2.75V ▪ Low noise (0.01Hz to 10Hz): 1.1µVP-P, typical ▪ Rail-to-rail inputs and output Applications ▪ Bi-directional current sense ▪ Temperature measurement ▪ Medical equipment ▪ Electronic weigh scales ▪ Precision/strain gauge sensor ▪ Precision regulation ▪ Low Ohmic current sense ▪ High gain analog front ends 400 IO 200Ω 3.3V RS 0.2Ω IL 0.1µF Q1 Si1013 ISL28130 Input Bias Current (pA) 3.3V RIN 300 VS = ±2.5V VS = ±0.9V 200 100 0 VO LOAD VO RIN IL = ꞏ RO RS RO 10kΩ Figure 1. Typical Application Diagram: High-Side CurrentSensing FN7623 Rev.8.00 Oct 24, 2022 -100 -50 -25 0 25 50 75 100 125 Temperature (°C) Figure 2. IB vs Temperature Page 1 © 2010-2022 Renesas Electronics ISL28130, ISL28230, ISL28430 Datasheet Contents 1. Pin Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 1.1 1.2 2. Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2.1 2.2 2.3 2.4 2.5 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ESD Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Thermal Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 5 5 5 6 3. Typical Performance Curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4. Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4.1 4.2 4.3 4.4 4.5 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Rail-to-rail Input and Output (RRIO) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IN+ and IN- Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Layout Guidelines for High Impedance Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . High Gain, Precision DC-Coupled Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 11 11 11 11 5. Package Outline Drawings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 6. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 7. Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 FN7623 Rev.8.00 Oct 24, 2022 Page 2 ISL28130, ISL28230, ISL28430 Datasheet 1. Pin Information 1.1 Pin Assignments ISL28130 OUT 1 5 V+ V- 2 IN+ 3 NC 1 8 NC IN- 2 7 V+ IN+ 3 6 OUT V- 4 4 IN- 5 5 Ld SOT-23 8 Ld SOIC Top View Top View IN+ 1 NC 5 V+ V- 2 IN- 3 4 OUT 5 ld SC-70 Top View ISL28230 OUT_A 1 OUT_A IN-_A IN+_A V- 1 2 3 4 8 7 6 5 V+ OUT_B IN-_B IN+_B 8 V+ IN-_A 2 7 OUT_B IN+_A 3 6 IN-_B V- 4 5 IN+_B 8 ld DFN 8 Ld MSOP, SOIC Top View Top View ISL28430 OUT_A 1 14 OUT_D IN-_A 2 13 IN-_D IN+_A 3 12 IN+_D V+ 4 11 V- IN+_B 5 10 IN+_C IN-_B 6 9 IN-_C 8 OUT_C OUT_B 7 14 Ld TSSOP, SOIC Top View FN7623 Rev.8.00 Oct 24, 2022 Page 3 ISL28130, ISL28230, ISL28430 Datasheet 1.2 Pin Descriptions ISL28130 ISL28230 5 Ld SOT-23 8 Ld SOIC 5 LD SC-70 (8 Ld MSOP, SOIC, DFN) 3 3 1 - - - ISL28430 Pin (14 Ld TSSOP, SOIC) Name - - IN+ - 3 3 IN+_A - - 5 5 IN+_B - - - - 10 IN+_C - - - - 12 IN+_D Function Equivalent Circuit V+ + IN- Non-inverting input IN+ VCircuit 1 2 4 2 4 11 V- Negative supply 4 2 3 - - IN- - - - 2 2 IN-_A - - - 6 6 IN-_B - - - - 9 IN-_C - - - - 13 IN-_D 1 6 4 - - OUT - - - 1 1 OUT_A - - - 7 7 OUT_B - - - - 8 OUT_C - - - - 14 OUT_D 5 7 5 8 4 V+ Positive supply - 1, 5, 8 - - - NC Not Connected – This pin is not electrically connected internally. Inverting input (See Circuit 1) V+ OUT Output V- - - FN7623 Rev.8.00 Oct 24, 2022 - PAD - Paddle Circuit 2 Thermal Pad. Connect to most negative supply. DFN packages only. Page 4 ISL28130, ISL28230, ISL28430 Datasheet 2. 2.1 Specifications Absolute Maximum Ratings CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty. Parameter Minimum Maximum Unit 6.5 V V+ + 0.3 V Max Input Differential Voltage 6.5 V Max Input Current 20 mA V+ + 0.5 V Rating Unit 3 kV Machine Model (Tested at JESD22-A115B) 200 V Charged Device Model (Tested per JESD22-C110D) 1.5 kV 4 kV 400 V 2 kV 100 mA Minimum Maximum Unit -40 +125 °C 0 70 °C Max Supply Voltage V+ to VMax Voltage VIN to GND V- - 0.3 Max Voltage VOUT to GND (10s) 2.2 V- - 0.5 ESD Ratings ESD Model/Test ISL28130 Human Body Model (Tested per JESD22-A114F) ISL28230, ISL28430 Human Body Model (Tested per JESD22-A114F) Machine Model (Tested at JESD22-A115B) Charged Device Model (Tested per JESD22-C110D) Latch-Up (Tested per JESD78B), TA = 125°C 2.3 Recommended Operating Conditions Parameter Ambient Temperature Ranges Full Grade Devices Commercial Grade Devices 2.4 Thermal Specifications Package Description Thermal Resistance (Typical) θJA (°C/W) θJC (°C/W) 225 110 206 146 8 Ld SOIC (ISL28130)[1][2] 135 95 8 Ld MSOP [1][2] 180 65 5 Ld SOT-23[1][2] 5 Ld SC70[1][2] FN7623 Rev.8.00 Oct 24, 2022 Page 5 ISL28130, ISL28230, ISL28430 Datasheet Thermal Resistance (Typical) Package Description θJA (°C/W) θJC (°C/W) 125 90 8 Ld DFN[3][4] 53 12 14 Ld TSSOP[1][2] 110 40 75 47 8 Ld SOIC 14 Ld (ISL28230)[1][2] SOIC[1][2] 1. θJA is measured with the component mounted on a high effective thermal conductivity test board in free air. See TB379 for details. 2. For θJC, the case temperature location is taken at the package top center. 3. θJA is measured in free air with the component mounted on a high-effective thermal conductivity test board with direct attach features. See TB379. 4. For θJC, the case temperature location is the center of the exposed metal pad on the package underside. Parameter Minimum Maximum Unit -65 +150 °C Maximum Storage Temperature Range Pb-Free Reflow Profile 2.5 see TB493 Electrical Specifications V+ = 5V, V- = 0V, VCM = 2.5V, TA = +25°C, RL = 10kΩ, unless otherwise specified. Boldface limits apply over the entire operating temperature range. Parameter Symbol Conditions Min[1] Typ Max[1] Unit -40 ±5 40 µV -46.8 46.8 µV -55 55 µV 150 nV/°C DC Specifications Vs = 1.8V to 5.5V Vs = 1.8 to 5.5V; Input Offset Voltage VOS T = 0°C to +70°C Vs = 1.8V to 5.5V; T = -40°C to +125°C Input Offset Voltage Temperature Coefficient Input Offset Current Input Offset Current Temperature Coefficient Input Bias Current -150 TCVOS IOS -60 pA TCIOS 0.11 pA/°C IB Common Mode Input Voltage Range T = 0°C to +70°C -250 250 pA T = -40°C to +125°C -700 700 pA Assured by CMRR -0.1 5.1 V Common Mode Rejection Ratio CMRR VCM = -0.1V to 5.1V Power Supply Rejection Ratio PSRR Vs = 2.0V to 5.5V Output Voltage Swing, High VOH Output Voltage Swing, Low VOL Open-Loop Gain AOL FN7623 Rev.8.00 Oct 24, 2022 20 110 125 105 105 dB 138 dB 105 4.950 dB 4.981 18 RL = 1MΩ dB 150 V 50 mV dB Page 6 ISL28130, ISL28230, ISL28430 Datasheet V+ = 5V, V- = 0V, VCM = 2.5V, TA = +25°C, RL = 10kΩ, unless otherwise specified. Boldface limits apply over the entire operating temperature range. (Cont.) Parameter Symbol Conditions Supply Voltage V+ Guaranteed by VOS Supply Current, Per Amplifier IS RL = OPEN Min[1] Typ 1.8 20 Max[1] Unit 5.5 V 25 µA 35 µA Output Source Short-Circuit Current ISC+ RL = Short V- 15 mA Output Sink Short-Circuit Current ISC- RL = Short V+ -15 mA AC Specifications Gain Bandwidth Product GBWP AV = 100, RF = 100kΩ RG = 1kΩ,RL = 10kΩto VCM 400 kHz Peak-to-Peak Input Noise Voltage eN VP-P f = 0.01Hz to 10Hz 1.1 µVP-P f = 1kHz 65 nV/(Hz) f = 1kHz 72 fA/(Hz) f = 10Hz 80 fA/(Hz) 1.6 pF 1.12 pF 0.2 V/µs 0.1 V/µs Input Noise Voltage Density eN Input Noise Current Density iN Differential Input Capacitance Common Mode Input Capacitance Cin f = 1MHz SR VOUT = 1V to 4V, RL = 10kΩ tr, tf, Small Signal AV = +1, VOUT = 0.1VP-P RF = 0Ω,RL = 10kΩ,CL = 1.2pF 1.1 µs 1.1 µs AV = +1, VOUT = 2VP-P RF = 0Ω, RL = 10kΩ, CL = 1.2pF 20 µs tr, tf Large Signal 30 µs 35 µs 10.5 µs Transient Response Positive Slew Rate Negative Slew Rate Rise Time, tr 10% to 90% Fall Time, tf 10% to 90% Rise Time, tr 10% to 90% Fall Time, tf 10% to 90% Settling Time to 0.1%, 2VP-P Step ts Output Overload Recovery Time, Recovery to 90% of Output Saturation trecover AV = +1, RF = 0Ω,RL = 10kΩ, CL = 1.2pF AV = +2, RF = 10kΩ, RL = Open CL = 3.7pF 1. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design. FN7623 Rev.8.00 Oct 24, 2022 Page 7 ISL28130, ISL28230, ISL28430 Datasheet 3. Typical Performance Curves V+ = 5V, V- = 0V, VCM = 2.5V, RL = Open, T = +25°C, unless otherwise specified. 400 IBIB+ 300 Input Bias Current (pA) Input Bias Current (pA) 300 400 200 VS = ±2.5V 100 0 -100 -50 IBIB+ 200 VS = ±0.9V 100 0 -25 0 25 50 75 100 -100 -50 125 -25 0 25 Temperature (°C) 75 100 125 Figure 3. IB+, IB- vs Temperature: VS = ±2.5V Figure 4. IB+, IB- vs Temperature: VS = ±0.9V 40 21 Per Amplifier VS = ±2.5V VS = ±0.9V 20 Supply Current (µA) 35 Supply Current (µA) 50 Temperature (°C) 30 25 20 18 17 15 10 -50 19 -25 0 25 50 75 100 16 1.5 125 VIN = 0V RL = Open 2.0 2.5 3.0 Temperature (°C) 3.5 4.0 4.5 5.0 5.5 6.0 Supply Voltage (V) Figure 6. Supply Current vs Supply Voltage Figure 5. Supply Current vs Temperature 200 1 0 -1 Normalized Gain (dB) Gain (dB) , Phase (Deg) 150 100 50 0 -50 RL = 10M CL = 100pF Simulation -4 -5 -6 -8 10 100 1k 10k 100k 1M 10M Frequency (Hz) Figure 7. Open-Loop Gain and Phase Response VS = ±0.9V to ±2.75V -3 -7 -100 0.1m 1m 10m 100m 1 FN7623 Rev.8.00 Oct 24, 2022 -2 -9 100 RL = 100k CL = 3.7pF AV = +1 VOUT = 10mVpp 1k 10k 100k 1M 10M Frequency (Hz) Figure 8. Gain Response vs Supply Voltage Page 8 ISL28130, ISL28230, ISL28430 Datasheet V+ = 5V, V- = 0V, VCM = 2.5V, RL = Open, T = +25°C, unless otherwise specified. (Cont.) 1 0 0 -1 -1 RL = RL = RL = RL = -2 -3 1k 10k 50k 100 k Normalized Gain (dB) Normalized Gain (dB) 1 -4 -5 VS = ±0.9V CL = 3.7pF AV = +1 VOUT = 10mV pp -6 -7 -8 -9 100 1k -2 -3 -4 -6 -8 100k 1M -9 100 10M 1k 10k 50k 100 k Ope n -5 -7 10k RL = RL = RL = RL = RL = VS = ±2.5V CL = 3.7pF AV = +1 VOUT = 10mV pp 1k 10k Frequency (Hz) Figure 9. Gain Response vs Load Resistance, VS = ±0.9V 10 9 0 -1 7 6 5 4 VS = ±2.5V RL = 100 k CL = 3.7pF AV = +2 VOUT = 10mV pp 1 0 100 -2 -3 -4 -6 -8 10k 100k 1M -9 100 10M VOUT VOUT VOUT VOUT VOUT = = = = = 1V 500 mV 250 mV 100 mV 10mV -5 -7 1k VS = ±2.5V RL = Ope n CL = 3.7pF AV = +1 1k Frequency (Hz) 70 RF = 100k, RG = 100 6 4 2 Gain (dB) Gain (dB) 20 RF = 100k, RG = 1k VS = 5V RL = 100 k CL = 3.7pF VOUT = 10mV pp RF = 100k, RG = 10k -8 RF = 0, RG = Open 100 1k 10k 100k 1M Frequency (Hz) Figure 13. Closed Loop Gains vs Frequency FN7623 Rev.8.00 Oct 24, 2022 10M CL = CL = CL = CL = CL = CL = 824 pF 474 pF 224 pF 104 pF 51p F 3.7pF -2 -6 -10 10 10M 0 -4 10 0 1M 8 AV = 100 AV = 100 0 30 100k Figure 12. Gain Response vs Output Voltage AV = 1 AV = 100 50 40 10k Frequency (Hz) Figure 11. Gain Response vs Feedback Resistor Values 60 10M 1 Normalized Gain (dB) Normalized Gain (dB) 8 2 1M Figure 10. Gain Response vs Load Resistance, VS = ±2.5V RF = R G = 1k RF = R G = 10k RF = R G = 100 k 3 100k Frequency (Hz) -10 100 VS = ±2.5V RL = 100 k AV = +1 VOUT = 10mV pp 1k 10k 100k 1M 10M Frequency (Hz) Figure 14. Gain Response vs Load Capacitance Page 9 ISL28130, ISL28230, ISL28430 Datasheet 5.0 1.0 4.5 0.9 4.0 0.8 3.5 0.7 Amplitude (V) Amplitude (V) V+ = 5V, V- = 0V, VCM = 2.5V, RL = Open, T = +25°C, unless otherwise specified. (Cont.) 3.0 RL = 100k CL = 3.7pF AV = 1 VOUT = 4Vpp 2.5 2.0 1.5 0.6 0.4 0.3 1.0 0.2 0.5 0.1 0 0 50 100 150 RL = 100k CL = 3.7pF AV = 1 VOUT = 1Vpp 0.5 200 250 300 350 0 400 0 10 20 30 40 Time (µs) 50 60 Figure 15. Large Signal Step Response (4V) 100 VS = ±2.5V -40 80 Crosstalk (dB) 70 Amplitude (mV) 90 -20 90 60 RL = 100k CL = 3.7pF AV = 1 VOUT = 100mVpp 50 40 30 20 VS = ±0.9V -60 -80 -100 RL = 100k CL = 3.7pF AV = 1 VOUT = 1Vpp -120 10 0 5 10 15 20 25 30 35 -140 10 40 1k Time (µs) 40 VS = 5V RL = 10k 35 VOL (mV) 4.990 4.985 VS = 5V RL = 10k 30 25 20 4.980 4.975 -50 10M Figure 18. Crosstalk vs Frequency 5.000 4.995 100k Frequency (Hz) Figure 17. Small Signal Step Response (100mV) VOH (V) 80 Figure 16. Large Signal Step Response (1V) 100 0 70 Time (µs) -25 0 25 50 75 Temperature (oC) Figure 19. VOH vs Temperature FN7623 Rev.8.00 Oct 24, 2022 100 125 15 -50 -25 0 25 50 75 100 125 Temperature (oC) Figure 20. VOL vs Temperature Page 10 ISL28130, ISL28230, ISL28430 Datasheet 4. 4.1 Applications Information Functional Description The ISL28130, ISL28230, and ISL28430 are low offset and low drift operational amplifiers with a very high open-loop gain (150dB) and rail-to-rail input/output. They are designed to operate on a single supply range of 1.8V to 5.5V or a dual supply range of ±0.9V to ±2.75V while consuming only 20µA of supply current per channel. The ISL28130, ISL28230, and ISL28430 have a 400kHz gain-bandwidth. The high open-loop gain, low offset voltage, high bandwidth, and low 1/f noise make the ISL28130, ISL28230, and ISL28430 ideal for precision applications. 4.2 Rail-to-rail Input and Output (RRIO) The RRIO CMOS amplifier uses parallel input PMOS and NMOS that enable the inputs to swing 100mV beyond either supply rail. The inverting and non-inverting inputs do not have back-to-back input clamp diodes and are capable of maintaining high input impedance at high differential input voltages. This is effective in eliminating output distortion caused by high slew rate input signals. The output stage uses common source connected PMOS and NMOS devices to achieve rail-to-rail output drive capability with 15mA current limit and the capability to swing to within 50mV of either rail while driving a 10kΩ load. 4.3 IN+ and IN- Protection All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. For applications in which either input is expected to exceed the rails by 0.5V, an external series resistor must be used to ensure the input currents never exceed 20mA (see Figure 21). VIN RIN VOUT ISL28130 RL Figure 21. Input Current Limiting 4.4 Layout Guidelines for High Impedance Inputs To achieve maximum performance from the high input impedance and low offset voltage of the ISL28130, ISL28230, and ISL28430 amplifiers, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board reduces surface moisture and provides a humidity barrier, reducing parasitic resistance on the board. 4.5 High Gain, Precision DC-Coupled Amplifier The circuit in Figure 22 implements a single-stage DC-coupled amplifier with an input DC sensitivity of under 100nV that is only possible using a low VOS amplifier with high open loop gain. High gain DC amplifiers operating from low voltage supplies are not practical using typical low offset precision op amps. For example, consider a typical precision amplifier in a gain of 10kV/V. A low offset op amp with ±100µV VOS and 0.5µV/°C offset drift yields a DC error of >1V, with an additional 5mV/°C of temperature-dependent error. This amount of error makes it difficult to resolve DC input voltage changes in the mV range. The ±40µV max VOS and 150nV/°C temperature drift of the ISL28130, ISL28230, and ISL28430 produce a temperature-stable maximum DC output error of only ±400mV, with a maximum output temperature drift of FN7623 Rev.8.00 Oct 24, 2022 Page 11 ISL28130, ISL28230, ISL28430 Datasheet 1.5mV/°C. The additional benefit of a very low 1/f noise corner frequency and some feedback filtering allows DC voltages and voltage fluctuations well below 10µV to be easily detected with a simple, single-stage amplifier. 18nF 1MΩ +2.5V 100Ω VIN 1MΩ ISL28130 100Ω RL VOUT -2.5V Figure 22. High Gain, Precision DC-Coupled Amplifier FN7623 Rev.8.00 Oct 24, 2022 Page 12 ISL28130, ISL28230, ISL28430 Datasheet 5. Package Outline Drawings For the most recent package outline drawing, see P5.064A. P5.064A 5 Lead Small Outline Transistor Plastic Package Rev 0, 2/10 1.90 0-3° D A 0.08-0.20 5 4 PIN 1 INDEX AREA 2.80 3 1.60 3 0.15 C D 2x 2 5 (0.60) 0.20 C 2x 0.95 SEE DETAIL X B 0.40 ±0.05 3 END VIEW 0.20 M C A-B D TOP VIEW 10° TYP (2 PLCS) 2.90 5 H 0.15 C A-B 2x C 1.45 MAX 1.14 ±0.15 0.10 C SIDE VIEW SEATING PLANE (0.25) GAUGE PLANE 0.45±0.1 0.05-0.15 4 DETAIL "X" (0.60) (1.20) NOTES: (2.40) 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only. 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994. 3. Dimension is exclusive of mold flash, protrusions or gate burrs. 4. Foot length is measured at reference to guage plane. 5. This dimension is measured at Datum “H”. 6. Package conforms to JEDEC MO-178AA. (0.95) (1.90) TYPICAL RECOMMENDED LAND PATTERN FN7623 Rev.8.00 Oct 24, 2022 Page 13 ISL28130, ISL28230, ISL28430 Datasheet For the most recent package outline drawing, see P5.049. P5.049 5 Lead Small Outline Transistor Plastic Package D VIEW C e1 INCHES SYMBOL 5 4 E CL 1 2 CL 3 e E1 b CL 0.20 (0.008) M C C CL A A2 SEATING PLANE A1 -C- b PLATING b1 c MIN MAX NOTES A 0.031 0.043 0.80 1.10 - 0.000 0.004 0.00 0.10 - A2 0.031 0.039 0.80 1.00 - b 0.006 0.012 0.15 0.30 - b1 0.006 0.010 0.15 0.25 c 0.003 0.009 0.08 0.22 c1 0.003 0.009 0.08 0.20 6 D 0.073 0.085 1.85 2.15 3 6 E 0.071 0.094 1.80 2.40 - E1 0.045 0.053 1.15 1.35 3 e 0.0256 Ref 0.65 Ref - e1 0.0512 Ref 1.30 Ref - L L2  0.010 0.018 0.017 Ref. 0.26 0.46 4 0.420 Ref. 0.006 BSC 0o N WITH MILLIMETERS MAX A1 L1 0.10 (0.004) C MIN 8o - 0.15 BSC 0o 5 8o - 5 5 R 0.004 - 0.10 - R1 0.004 0.010 0.15 0.25 Rev. 3 7/07 c1 NOTES: 1. Dimensioning and tolerances per ASME Y14.5M-1994. BASE METAL 2. Package conforms to EIAJ SC70 and JEDEC MO-203AA. 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs. 4X 1 4. Footlength L measured at reference to gauge plane. R1 5. “N” is the number of terminal positions. 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip. R GAUGE PLANE SEATING PLANE L C L1  7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only. L2 4X 1 VIEW C 0.4mm 0.75mm 2.1mm 0.65mm TYPICAL RECOMMENDED LAND PATTERN FN7623 Rev.8.00 Oct 24, 2022 Page 14 ISL28130, ISL28230, ISL28430 Datasheet For the most recent package outline drawing, see M8.118A. M8.118A 8 Lead Mini Small Outline Plastic Package (MSOP) Rev 0, 9/09 3.0±0.1 8 A 0.25 CA B 3.0±0.1 4.9±0.15 DETAIL "X" 1.10 Max PIN# 1 ID B SIDE VIEW 2 1 0.18 ± 0.05 2 0.65 BSC TOP VIEW 0.95 BSC 0.86±0.09 H GAUGE PLANE C 0.25 SEATING PLANE 0.33 +0.07/ -0.08 0.08 C A B 0.10 ± 0.05 3°±3° 0.10 C 0.55 ± 0.15 DETAIL "X" SIDE VIEW 1 5.80 NOTES: 4.40 3.00 1. Dimensions are in millimeters. 2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSE Y14.5m-1994. 3. Plastic or metal protrusions of 0.15mm max per side are not included. 4. Plastic interlead protrusions of 0.25mm max per side are not included. 5. Dimensions “D” and “E1” are measured at Datum Plane “H”. 6. This replaces existing drawing # MDP0043 MSOP 8L. 0.65 0.40 1.40 TYPICAL RECOMMENDED LAND PATTERN FN7623 Rev.8.00 Oct 24, 2022 Page 15 ISL28130, ISL28230, ISL28430 Datasheet For the most recent package outline drawing, see M8.15E. M8.15E 8 Lead Narrow Body Small Outline Plastic Package Rev 0, 08/09 4 4.90 ± 0.10 A DETAIL "A" 0.22 ± 0.03 B 6.0 ± 0.20 3.90 ± 0.10 4 PIN NO.1 ID MARK 5 (0.35) x 45° 4° ± 4° 0.43 ± 0.076 1.27 0.25 M C A B SIDE VIEW “B” TOP VIEW 1.75 MAX 1.45 ± 0.1 0.25 GAUGE PLANE C SEATING PLANE 0.10 C 0.175 ± 0.075 SIDE VIEW “A 0.63 ±0.23 DETAIL "A" (1.27) (0.60) NOTES: (1.50) (5.40) 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only. 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994. 3. Unless otherwise specified, tolerance : Decimal ± 0.05 4. Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side. 5. The pin #1 identifier may be either a mold or mark feature. 6. Reference to JEDEC MS-012. TYPICAL RECOMMENDED LAND PATTERN FN7623 Rev.8.00 Oct 24, 2022 Page 16 ISL28130, ISL28230, ISL28430 Datasheet For the most recent package outline drawing, see L8.3x3J. L8.3x3J 8 Lead Dual Flat No-Lead Plastic Package Rev 1 3/15 2X 1.950 3.00 B 0.15 8 5 3.00 (4X) 6X 0.65 A 1.64 +0.10/ - 0.15 6 PIN 1 INDEX AREA 4 8X 0.30 8X 0.400 ± 0.10 TOP VIEW 6 PIN #1 INDEX AREA 1 4 0.10 M C A B 2.38 +0.10/ - 0.15 BOTTOM VIEW SEE DETAIL "X" ( 2.38 ) ( 1.95) 0.10 C Max 1.00 C 0.08 C SIDE VIEW ( 8X 0.60) (1.64) ( 2.80 ) PIN 1 C 0 . 2 REF 5 (6x 0.65) 0 . 00 MIN. 0 . 05 MAX. ( 8 X 0.30) DETAIL "X" TYPICAL RECOMMENDED LAND PATTERN NOTES: 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only. 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994. FN7623 Rev.8.00 Oct 24, 2022 3. Unless otherwise specified, tolerance : Decimal ± 0.05 4. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. 5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends). 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature. Page 17 ISL28130, ISL28230, ISL28430 Datasheet For the most recent package outline drawing, see MDP0027. MDP0027 Small Outline Package Family (SO) Rev. M 2/07 A D h X 45° (N/2)+1 N A PIN #1 I.D. MARK E1 E c SEE DETAIL “X” 1 (N/2) B L1 0.010 M C A B e H C A2 GAUGE PLANE SEATING PLANE A1 0.004 C 0.010 M C A B L b 0.010 4° ±4° DETAIL X MDP0027 SMALL OUTLINE PACKAGE FAMILY (SO) Inches Symbol SO-8 SO-14 SO16 (0.150”) SO16 (0.300”) (SOL-16) SO20 (SOL-20) SO24 (SOL-24) SO28 (SOL-28) Tolerance Notes A 0.068 0.068 0.068 0.104 0.104 0.104 0.104 MAX - A1 0.006 0.006 0.006 0.007 0.007 0.007 0.007 0.003 - A2 0.057 0.057 0.057 0.092 0.092 0.092 0.092 0.002 - b 0.017 0.017 0.017 0.017 0.017 0.017 0.017 0.003 - c 0.009 0.009 0.009 0.011 0.011 0.011 0.011 0.001 - D 0.193 0.341 0.390 0.406 0.504 0.606 0.704 0.004 1, 3 E 0.236 0.236 0.236 0.406 0.406 0.406 0.406 0.008 - E1 0.154 0.154 0.154 0.295 0.295 0.295 0.295 0.004 2, 3 e 0.050 0.050 0.050 0.050 0.050 0.050 0.050 Basic - L 0.025 0.025 0.025 0.030 0.030 0.030 0.030 0.009 - L1 0.041 0.041 0.041 0.056 0.056 0.056 0.056 Basic - h 0.013 0.013 0.013 0.020 0.020 0.020 0.020 Reference - 14 16 16 20 24 28 Reference - N 8 NOTES: Rev. M 2/07 1. Plastic or metal protrusions of 0.006” maximum per side are not included. 2. Plastic interlead protrusions of 0.010” maximum per side are not included. 3. Dimensions “D” and “E1” are measured at Datum Plane “H”. 4. Dimensioning and tolerancing per ASME Y14.5M-1994 FN7623 Rev.8.00 Oct 24, 2022 Page 18 ISL28130, ISL28230, ISL28430 Datasheet For the most recent package outline drawing, see MDP0044. MDP0044 Thin Shrink Small Outline Package Family MDP0044 0.25 M C A B D THIN SHRINK SMALL OUTLINE PACKAGE FAMILY A (N/2)+1 N MILLIMETERS PIN #1 I.D. E E1 0.20 C B A 1 (N/2) B 2X N/2 LEAD TIPS TOP VIEW 0.05 e C SEATING PLANE 0.10 M C A B b 0.10 C N LEADS SIDE VIEW H SYMBOL 14 LD 16 LD 20 LD 24 LD 28 LD TOLERANCE A 1.20 1.20 1.20 1.20 1.20 Max A1 0.10 0.10 0.10 0.10 0.10 ±0.05 A2 0.90 0.90 0.90 0.90 0.90 ±0.05 b 0.25 0.25 0.25 0.25 0.25 +0.05/-0.06 c 0.15 0.15 0.15 0.15 0.15 +0.05/-0.06 D 5.00 5.00 6.50 7.80 9.70 ±0.10 E 6.40 6.40 6.40 6.40 6.40 Basic E1 4.40 4.40 4.40 4.40 4.40 ±0.10 e 0.65 0.65 0.65 0.65 0.65 Basic L 0.60 0.60 0.60 0.60 0.60 ±0.15 L1 1.00 1.00 1.00 1.00 1.00 Reference Rev. F 2/07 NOTES: 5. Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side. SEE DETAIL “X” 6. Dimension “E1” does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm per side. c 7. Dimensions “D” and “E1” are measured at dAtum Plane H. END VIEW 8. Dimensioning and tolerancing per ASME Y14.5M-1994. L1 A A2 GAUGE PLANE 0.25 L A1 0° - 8° DETAIL X FN7623 Rev.8.00 Oct 24, 2022 Page 19 ISL28130, ISL28230, ISL28430 Datasheet 6. Ordering Information Part Number[1][2] ISL28130CEZ-T7 ISL28130CEZ-T7A ISL28130CHZ-T7 ISL28130CHZ-T7A ISL28130FEZ-T7 ISL28130FEZ-T7A ISL28130FHZ-T7 ISL28130FHZ-T7A Part Temp. Package Description Marking Grade (RoHS Compliant) PKG. DWG. # 5 Ld SC-70 P5.049 BLA[4] Commercial BDPA[4] 5 Ld SOT-23 P5.064A BNA [4] 5 Ld SC-70 P5.049 Full BEFA[4] 5 Ld SOT-23 P5.064A ISL28230CBZ ISL28230CBZ-T7 8 Ld SOIC M8.15E 8230Z Commercial 8 Ld MSOP M8.118A 230Z 8 Ld 3mmx3mm DFN L8.3x3J 28230 FBZ 8 Ld SOIC M8.15E 230F Full 8 Ld 3mmx3mm DFN L8.3x3J 8230F 8 Ld MSOP M8.118A Reel, 2k Reel, 3k 0 to +70°C Reel, 2k Reel, 2.5k Reel, 2.5k Reel, 2k Reel, 6k -40 to +125°C Reel, 2k Reel, 2k Reel, 250 Tube ISL28430CBZ 28430 CBZ ISL28430CBZ-T7A 14 Ld SOIC MDP0027 28430 CVZ Reel, 2k Reel, 250 Commercial ISL28430CVZ FN7623 Rev.8.00 Oct 24, 2022 Reel, 250 Tube ISL28230FUZ-T7A ISL28430CVZ-T7A -40 to +125°C Reel, 250 ISL28230FUZ ISL28430CVZ-T13 Reel, 3k Tube ISL28230FRZ-T7A ISL28430CBZ-T7 Reel, 250 Reel, 250 ISL28230FRZ ISL28230FUZ-T7 Reel, 3k Tube ISL28230FBZ-T7A ISL28230FRZ-T7 Reel, 250 Reel, 250 ISL28230FBZ ISL28230FRZ-T13 0 to +70°C Tube ISL28230CRZ-T7A ISL28230FBZ-T7 Reel, 3k Reel, 250 ISL28230CRZ ISL28230FBZ-T13 Reel, 250 Tube ISL28230CUZ-T7A ISL28230CRZ-T13 Reel, 3k Reel, 250 ISL28230CUZ ISL28230CRZ-T7 Temp. Range Tube 28230 CBZ ISL28230CBZ-T7A ISL28230CUZ-T7 Carrier Type[3] Tube 14 Ld TSSOP MDP0044 0 to +70°C Reel, 2.5k Reel, 250 Page 20 ISL28130, ISL28230, ISL28430 Datasheet Part Number[1][2] Part Temp. Package Description Marking Grade (RoHS Compliant) PKG. DWG. # Carrier Type[3] ISL28430FBZ Temp. Range Tube 28430 FBZ ISL28430FBZ-T13 14 Ld SOIC MDP0027 Reel, 2.5k ISL28430FBZ-T7 Reel, 2k ISL28430FVZ Tube Full ISL28430FVZ-T13 28430 FVZ ISL28430FVZ-T7 14 Ld TSSOP MDP0044 ISL28430FVZ-T7A -40 to +125°C Reel, 2.5k Reel, 2k Reel, 250 1. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 2. For Moisture Sensitivity Level (MSL), see the ISL28130, ISL28230, ISL28430 device information. For more information about MSL, see TB363. 3. See TB347 for details about reel specifications. 4. The part marking is located on the bottom of the part. 7. Revision History Revision Date Description Applied New Template and flow. Updated Ordering information table. 8.00 Oct 24, 2022 Removed About Intersil section. Updated all Figures. Updated POD L8.3x3J to the latest revision, changes are as follows: -Updated Tiebar Note. Ordering information table: Added part number ISL28230FRZ 7.00 Feb 13, 2014 - Absolute Maximum Ratings section: changed Max Voltage VOUT to GND (10s): from ±3.0V to: (V- - 0.5V) to (V+ + 0.5V)V.. 6.00 Nov 22, 2013 Removed “Coming Soon” from ISL28430FBZ in “Ordering Information” table. 5.00 Nov 8, 2012 Removed “Coming Soon” from ISL28130FHZ-T7, ISL28130FEZ-T7, ISL28130CBZ, ISL28130FBZ, ISL28230FUZ, ISL28230FRZ, ISL28430FVZ, ISL28230FRZ, ISL28130CBZ and ISL28130FBZ in “Ordering Information” table. 4.00 Feb 10, 2012 Removed “Coming Soon” from ISL28230FBZ in “Ordering Information” table. Changed minimum operating supply voltage from +1.65V to +1.8V throughout datasheet. Modified Electrical Specifications table for all specs related at +1.65V to +1.8V, and all other text references accordingly. 3.00 Jun 13, 2011 On page 1, paragraph 2, last sentence: changed from “All devices operate over the temperature range of -40°C to +125°C.” to “Commercial temp range devices operate over the temperature range of 0°C to 70°C. Full temp range devices operate over the temperature range of -40°C to 125°C.” Updated Ordering Information table: added “Coming Soon” to all devices with -40°C to 125°C temp range and to ISL28130CBZ at 0°C to +70°C temp range. FN7623 Rev.8.00 Oct 24, 2022 Page 21 ISL28130, ISL28230, ISL28430 Datasheet Revision Date Description -Ordering Information Table: Removed all 'Coming Soon' under part numbers (except for ISL28130FBZ and ISL28230FRZ), added part markings for all 125°C grade parts. Added new data column called 'TEMPERATURE GRADE' to distinguish between 'Commercial' and 'Full' temp grades. 2.00 Mar 1, 2011 - Electrical Specifications Table: added new text to common conditions: “Boldface limits apply over the entire operating temperature range”. This note allows bold face limits to apply both to commercial and full grade temp devices. - Added over temperature 0°C to 70°C spec for Vos in addition to -40°C to 125°C Vos spec. Original Vos spec of 46.8µV for -40°C to 125°C is a typo based on a TCVos of 150nV/C. -40°C to 125°C limit corrected as 55µV over temp. Corrected Thermals for DFN package in “Tja from 125 to 53, “Tjc from 90 to 12” Removed Part Markings from Full temp grade parts and changed to TBD until availability is validated. -Updated front page text to add DFN packaging and extended temp range -40°C to +125°C -Removed previous Ib vs Temp plot and added new -40°C to +125°C Ib vs Temp plot on front page. -Updated ordering information table by adding a full temp range option to all parts and temp range column. Also added in DFN part to ordering table. All full temp parts are stamped Coming Soon. 1.00 December 7, 2010 -Added DFN package to Pin Configurations table. -Added -40°C to +125°C temp range under Operating Conditions page 5. -Added the testing standards performance information to the ESD ratings in Abs Max Table -Added new Input Bias Current Ib spec of 700pA MIN/MAX in Electrical Spec table for -40°C to +125°C temp range -Revised Note in Electrical Spec table as: “Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.” -Updated all curves in the datasheet with 0°C to +70°C temp range to -40°C to +125°C temp range. -Added DFN package L8.3x3J outline drawing to the end of datasheet. On page 7 changed “Supply Current, Per Amplifier” from a typical of 18µA to 20µA to comply with front page. 0.00 Aug 17, 2010 FN7623 Rev.8.00 Oct 24, 2022 Initial release. Page 22 IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. (Rev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.