ISL88031IU8EAZ-TK

DATASHEET ISL88031 FN8227 Rev 2.01 Oct 27, 2022 Quintuple Voltage Monitor The ISL88031 is a quintuple voltage-monitoring supervisor combining competitive reset threshold accuracy and low power consumption. This device combines popular functions such as Power-On Reset, Undervoltage Supply Supervision, reset signaling and Manual Reset. Monitoring up to five different voltages in a small 8 Ld MSOP package, the ISL88031 devices can help to lower system cost, reduce board space requirements, and increase the reliability of multi-voltage systems. Features Low VDD detection circuitry protects the user’s system from low voltage conditions, resetting the system when VDD or any of the other monitored power supply voltages fall below their respective minimum voltage thresholds. The reset signal remains asserted until all of these voltages return to proper operating levels and stabilize. • Reset Signals Valid Down to VDD = 1V With two of the five voltage monitors being preset for common supplies, users can adjust the threshold voltages of the third, fourth, and fifth voltage monitors in order to meet specific system level requirements. • Quintuple Voltage Monitoring • Fixed-Voltage Options Allow Precise Monitoring of +5.0V, +3.3V, +3.0V, +2.5V and +1.8V Power Supplies • Adjustable Voltage Inputs Monitor Voltages > 0.6V • 120ms Nominal Reset Pulse Width • Manual Reset Capability • Accurate ±1.8% Voltage Threshold • Immune to Power-Supply Transients • Low 19µA Maximum Supply Current at 5V • Pb-Free (RoHS Compliant) Applications • Telecom and Datacom Systems • Routers and Servers • Access Concentrators • Cable/Satellite Applications • Desktop and Notebook Computer Systems • Data Storage Equipment • Set-Top Boxes • Industrial Equipment • Multi-Voltage Systems FN8227 Rev 2.01 Oct 27, 2022 Page 1 of 9 © 2006-2022 Renesas Electronics ISL88031 Ordering Information PART NUMBER (Notes 2, 3) ISL88031IU8HFZ PART MARKING AMA VTH1 VTH2 PACKAGE DESCRIPTION (RoHS Compliant) 4.634V 3.078V 8 Ld MSOP PKG. DWG. # CARRIE TYPE (Note 1) TEMP. RANGE M8.118 Tube -40 to +85°C ISL88031IU8HFZ-TK ISL88031IU8HEZ Reel, 1k ANZ 4.634V 2.955V Tube ISL88031IU8HEZ-TK ISL88031IU8HCZ Reel, 1k APR 4.634V 2.333V Tube ISL88031IU8HCZ-TK ISL88031IU8HAZ Reel, 1k APS 4.634V 1.683V Tube ISL88031IU8HAZ-TK ISL88031IU8ECZ Reel, 1k APT 2.866V 2.333V Tube ISL88031IU8ECZ-TK ISL88031IU8EAZ Reel, 1k APZ 2.866V 1.683V Tube ISL88031IU8EAZ-TK Reel, 1k NOTES: 1. Please see TB347 for details on reel specifications. 2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 3. For Moisture Sensitivity Level (MSL), see the ISL88031 product information page. For more information about MSL, see TB363. Pinout 8 Ld MSOP TOP VIEW MR 1 8 RST VDD 2 7 V5MON V2MON 3 6 V4MON GND 4 5 V3MON Pin Descriptions PIN NUMBER PIN NAME 1 MR Active-Low Open Drain Manual Reset Input with internal pull-up resistor 2 VDD Chip Bias Input and integrated preset undervoltage monitor 3 V2MON 4 GND 5 V3MON Adjustable Third Undervoltage Monitor Input 6 V4MON Adjustable Fourth Undervoltage Monitor Input 7 V5MON Adjustable Fifth Undervoltage Monitor Input 8 RST FN8227 Rev 2.01 Oct 27, 2022 FUNCTION Second Preset Undervoltage Monitor Input Ground Active-Low Open Drain Reset Output Page 2 of 9 ISL88031 Functional Block Diagram VDD MR POR PB ± VREF V2MON RST ± VREF V4MON V3MON ± VREF VREF ± V5MON GND FN8227 Rev 2.01 Oct 27, 2022 VREF ± Page 3 of 9 ISL88031 Absolute Maximum Ratings Thermal Information Temperature Under Bias . . . . . . . . . . . . . . . . . . . . .-40°C to +125°C Voltage on any Pin With Respect to Gnd. . . . . . . . . . . . -1.0V to +7V DC Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5mA Thermal Resistance (Typical, Note 4) JA (°C/W) 8 Ld MSOP Package . . . . . . . . . . . . . . . . . . . . . . . . 175 Pb-free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . see TB493 Recommended Operating Conditions Operating Temperature Range (Industrial) . . . . . . . .-40°C to +85°C Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. NOTE: 4. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See TB379 for details. Electrical Specifications SYMBOL Over the recommended operating conditions, unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. PARAMETER TEST CONDITIONS VDD Supply Voltage Range IDD1 VDD Supply Current VDD = 5.0V IDD2 V2MON Input Current IDDA V3MON, V4MON, V5MON Input Current MIN TYP 2.0 MAX UNITS 5.5 V 14 19 µA V2MON = 3.3V 5.5 7 µA V3MON, V4MON, V5MON = 1.0V 19 100 nA VOLTAGE THRESHOLDS VTH1 ISL88031IU8HxZ Fixed Voltage Trip Point for VDD ISL88031IU8ExZ Fixed Voltage Trip Point for VDD VTH1HYST VTH2 Hysteresis of VTH1 ISL88031IU8xFZ Fixed Voltage Trip Point for V2MON ISL88031IU8xEZ Fixed Voltage Trip Point for V2MON ISL88031IU8xCZ Fixed Voltage Trip Point for V2MON ISL88031IU8xAZ Fixed Voltage Trip Point for V2MON FN8227 Rev 2.01 Oct 27, 2022 +25°C 4.550 4.634 4.717 V 0°C to +70°C 4.461 4.634 4.807 V -40°C to +85°C 4.453 4.634 4.815 V +25°C 2.814 2.866 2.917 V 0°C to +70°C 2.759 2.866 2.973 V 40°C to +85°C 2.754 2.866 2.978 V VTH1 = 4.64V 46 mV VTH1 = 2.90V 29 mV +25°C 3.022 3.078 3.133 V 0°C to +70°C 2.963 3.078 3.193 V -40°C to +85°C 2.958 3.078 3.198 V +25°C 2.901 2.955 3.008 V 0°C to +70°C 2.845 2.955 3.065 V -40°C to +85°C 2.840 2.955 3.070 V +25°C 2.291 2.333 2.375 V 0°C to +70°C 2.246 2.333 2.420 V -40°C to +85°C 2.242 2.333 2.424 V +25°C 1.652 1.683 1.713 V 0°C to +70°C 1.620 1.683 1.746 V -40°C to +85°C 1.617 1.683 1.749 V Page 4 of 9 ISL88031 Electrical Specifications SYMBOL VTH2HYST VREF VREFHYST Over the recommended operating conditions, unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued) PARAMETER Hysteresis of VTH2 VTH for V3MON, V4MON, V5MON Adj. Reset Threshold Voltage TEST CONDITIONS MIN TYP MAX UNITS VTH2 = 3.09V 37 mV VTH2 = 2.92V 29 mV VTH2 = 2.32V 23 mV VTH2 = 1.69V 17 mV +25°C 0.589 0.600 0.611 V 0°C to +70°C 0.578 0.600 0.622 V -40°C to +85°C 0.577 0.600 0.623 V Hysteresis Voltage 3 mV RESET VOL Reset Output Voltage Low tRPD VTH to Reset Asserted Delay tPOR POR Timeout Delay CLOAD VDD  3.3V, Sinking 2.5mA 0.05 0.40 V VDD < 3.3V, Sinking 1.5mA 0.05 0.40 V 6 80 Load Capacitance on Reset Pins 120 µs 180 5 ms pF MANUAL RESET VMRL MR Input Voltage Low VMRH MR Input Voltage High tMR MR Minimum Pulse Width RPU Internal Pull-Up Resistor Pin Descriptions RST The RST output is an open drain output, which is asserted low whenever: 1. the device is initially powered up to 1V or, 2. VDD, V2MON, V3MON, V4MON, or V5MON fall below their minimum voltage sense level. MR The MR input is an active low debounced input to which a user can connect a push-button to add manual reset capability or use a signal to pull low. MR has an internal pull-up resistor. VDD The VDD pin is the IC power supply terminal. The voltage at this pin is compared against an internal factory-programmed voltage trip point, VTH1. RST is first asserted low when the device is initially powered and VDD < 1V and then at any time thereafter when VDD falls below VTH1. The device is designed with hysteresis to help prevent chattering due to noise and is immune to brief power-supply transients. FN8227 Rev 2.01 Oct 27, 2022 0.8 V VDD - 0.6 V 550 ns 10 k V2MON The V2MON input is the second preset monitored voltage that causes the RST output to go low when the voltage on V2MON falls below VTH2. V3MON, V4MON, and V5MON The VxMON inputs provide monitoring and UV compliance of three additional voltages through resistor dividers. A reset is issued on the ISL88031 if the voltage on any VxMON falls below the internal VREF of 0.6V. Principles of Operation The ISL88031 device provides those functions needed for monitoring critical voltages, such as power-supply and battery functions in microprocessor systems. It provides such features as Power-On Reset control, Supply Voltage Supervision, and Manual Reset Assertion. The integration of all these features along with competitive reset threshold accuracy and low power consumption, makes the ISL88031 device suitable for a wide Page 5 of 9 ISL88031 input is an active low debounced input. Reset is asserted if the MR pin is pulled low to less than 100mV for the minimum MR pulse width or longer while the push-button is closed. After MR is released, the reset output remains asserted low for tPOR (200ms) and then is released. variety of applications needing multi-voltage monitoring. See Figure 1 for the typical application diagram.. RST VDD V2MON V3MON ISL88031 MR PB V4MON RESET SIGNAL Figures 2 and 3 illustrate the ISL88031’s operation. Figure 4 shows the ISL88031EVAL1, the evaluation platform for this family of voltage monitors. Figures 5 and 6 illustrate the RST output response times. The ISL88031EVAL1 and Applications V5MON GND FIGURE 1. TYPICAL APPLICATION DIAGRAM Low Voltage Monitoring During normal operation, the ISL88031 monitors the voltage levels of VDD, V2MON, V3MON, V4MON, and V5MON. If the voltage on any of these five inputs falls below their respective voltage trip points, a reset is asserted (RST = low) to prevent the microprocessor from operating during a power failure or brownout condition. This reset signal remains low until the voltages exceeds the voltage threshold settings for the reset time delay period tPOR. The ISL88031 allows users to customize the minimum voltage sense level for three of the five monitored voltages. For example, the user can adjust the voltage input trip point (VTRIP) for V3MON, V4MON, and V5MON inputs. To do this, connect an external resistor divider network to the VxMON pin to set the trip point to some other voltage above 600mV according to Equation 1 (where R1 is connected to the external VxMON input voltage and R2 is connected to GND).: V TRIP = 0.6V   R 1 + R 2   R 2 (EQ. 1) Power-On Reset (POR) Applying power to the ISL88031 activates a POR circuit, which makes the reset pin(s) active (i.e. RST goes high while RST goes low). These signals provide several benefits: • It prevents the system microprocessor from starting to operate with insufficient voltage. • It prevents the processor from operating prior to stabilization of the oscillator. • It ensures that the monitored device is held out of operation until internal registers are properly loaded. The ISL88031EVAL1 supports all variants of the ISL88031 devices, enabling evaluation of basic functional operation and common application implementations. Figure 4 illustrates the ISL88031EVAL1 in schematic and photographic forms. The ISL88031EVAL1 has two isolated circuits; the left circuit is populated with the ISL88031IU8HFZ (VDD VTH1 = 4.64V, V2MON VTH2 = 3.08V). The right circuit is unpopulated for the user to customize to provide a specific voltage monitoring solution with the accompanying loose packed variants. With adequate bias on the two preset and the three adjustable monitor inputs, the RST output will release to pull high indicating that all supplies are compliant for a minimum of tPOR. For the ISL88031EVAL1 as shipped, the VDD and V2MON nominal thresholds are as previously noted with the voltage thresholds being monitored by V3MON, V4MON and V5MON being nominally 1.990V, 1.44V and 0.95V respectively. Special Application Considerations Using good decoupling practices on bias and other monitoring inputs will prevent transients (i.e. due to switching noises and short duration droops in the supply voltage) from causing unwanted resets. In unusually noisy environments or situations where unwanted signals may be injected into adjustable VMONx pins, lowering the node impedance and/or positioning a small valued filter capacitor as close to the pin as possible can increase noise immunity. Although the internal ISL88031 threshold references are guaranteed over the full temp range, accuracy errors due to external component tolerances and distribution losses will occur. High tolerance resistors and layout for extreme accuracy and critical performance must be considered. • It allows time for an FPGA to download its configuration prior to initialization of the circuit. The reset signal remains active until VDD rises above the minimum voltage sense level for time period tPOR. This ensures that the supply voltage has stabilized to sufficient operating levels. Manual Reset The manual-reset input (MR) allows the user to trigger a reset by using a push-button switch or by signaling the input low. The MR FN8227 Rev 2.01 Oct 27, 2022 Page 6 of 9 ISL88031 VTH1/VTH2 VDD / V2MON 1V >tMR MR tPOR tRPD tPOR tPOR RST >tMD FIGURE 2. POWER SUPPLY MONITORING DIAGRAM VMON VTH tRPD tPOR RST FIGURE 3. VOLTAGE MONITORING DIAGRAM 5V MR A RST RST MR C1 0.1µF 3.3V GND A R1 23.2k U1 VDD V5MON V2MON V4MON GND V3MON R2 5.9k V5MON R3 14k R4 23.2k V4MON V3MON ISL88031 R7 10k R6 10k R5 10k A FIGURE 4. ISL88031EVAL1 SCHEMATIC AND PHOTOGRAPH FN8227 Rev 2.01 Oct 27, 2022 Page 7 of 9 ISL88031 5V 5V 3.3V 3.3V 2.1V 2.1V 1.5V 1.5V tPOR = 107ms 1V RST 5V/DIV tRPD = 7.5µs 1V 20ms/DIV RST 5V/DIV 20µs/DIV FIGURE 5. ISL88031 tPOR FIGURE 6. ISL88031 tRPD Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision. DATE REVISION CHANGE Oct 27, 2022 2.01 Updated Ordering Information table formatting. Updated Equation 1. Added Revision History section. Updated POD M8.118 to the latest revision, changes are as follows: -Updated to the new format by adding the land pattern and moving dimensions from the table onto the drawing. -Corrected lead width dimension in side view 1 from “0.25 - 0.036" to “0.25 - 0.36". -Corrected typo in the side view 1 updating package thickness tolerance from ±010 to ±0.10. FN8227 Rev 2.01 Oct 27, 2022 Page 8 of 9 ISL88031 Package Outline Drawing For the most recent package outline drawing, see M8.118. M8.118 8 Lead Mini Small Outline Plastic Package Rev 5, 5/2021 3.0 ±0.05 5 A DETAIL "X" D 8 1.10 MAX SIDE VIEW 2 0.09 - 0.20 4.9 ±0.15 3.0 ±0.05 5 0.95 REF PIN# 1 ID 1 2 B 0.65 BSC GAUGE PLANE TOP VIEW 0.55 ±0.15 0.25 3°±3° 0.85 ±0.10 H DETAIL “X” C SEATING PLANE 0.25 - 0.36 0.08 M C A-B D 0.10 ±0.05 0.10 C SIDE VIEW 1 (5.80) NOTES: (4.40) (3.00) 1. Dimensions are in millimeters. (0.65) (0.40) (1.40) TYPICAL RECOMMENDED LAND PATTERN FN8227 Rev 2.01 Oct 27, 2022 2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994. 3. Plastic or metal protrusions of 0.15mm max per side are not included. 4. Plastic interlead protrusions of 0.15mm max per side are not included. 5. Dimensions are measured at Datum Plane “H”. 6. Dimensions in ( ) are for reference only. Page 9 of 9 IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. (Rev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.