0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
X5329V14IZ

X5329V14IZ

  • 厂商:

    INTERSIL(Intersil)

  • 封装:

  • 描述:

    X5329V14IZ - CPU Supervisor with 32Kbit SPI EEPROM - Intersil Corporation

  • 数据手册
  • 价格&库存
X5329V14IZ 数据手册
® X5328, X5329 (Replaces X25328, X25329) Data Sheet October 17, 2005 FN8132.1 CPU Supervisor with 32Kbit SPI EEPROM FEATURES • Low VCC detection and reset assertion —Five standard reset threshold voltages —Re-program low VCC reset threshold voltage using special programming sequence —Reset signal valid to VCC = 1V • Long battery life with low power consumption — 3.3V, IOL = 2.1mA VCC ≤ 2V, IOL = 0.5mA 2V < VCC ≤ 3.3V, IOL = 1mA Test Conditions SCK = VCC x 0.1/VCC x 0.9 @ 2MHz, SO = Open SCK = VCC x 0.1/VCC x 0.9 @ 2MHz, SO = Open CS = VCC, VIN = VSS or VCC, VCC = 5.5V VIN = VSS to VCC VOUT = VSS to VCC 2V < VCC ≤ 3.3V, IOH = -0.4mA VCC ≤ 2V, IOH = -0.25mA IOL = 1mA VCC > 3.3V, IOH = -1.0mA CAPACITANCE TA = +25°C, f = 1MHz, VCC = 5V Symbol COUT(2) CIN (2) Test Output Capacitance (SO, RESET, RESET) Input Capacitance (SCK, SI, CS, WP) Max. 8 6 Unit pF pF Conditions VOUT = 0V VIN = 0V Notes: (1) VIL min. and VIH max. are for reference only and are not tested. (2) This parameter is periodically sampled and not 100% tested. 12 FN8132.1 October 17, 2005 X5328, X5329 EQUIVALENT A.C. LOAD CIRCUIT AT 5V VCC 5V 2.06kΩ Output 3.03kΩ 100pF RESET/RESET 30pF 5V 4.6kΩ A.C. TEST CONDITIONS Input pulse levels Input rise and fall times Input and output timing level VCC x 0.1 to VCC x 0.9 10ns VCC x0.5 A.C. CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified) Serial Input Timing 2.7-5.5V Symbol fSCK tCYC tLEAD tLAG tWH tWL tSU tH tRI(3) tFI(3) tCS tWC (4) Parameter Clock Frequency Cycle Time CS Lead Time CS Lag Time Clock HIGH Time Clock LOW Time Data Setup Time Data Hold Time Input Rise Time Input Fall Time CS Deselect Time Write Cycle Time Min. 0 500 250 250 200 250 50 50 Max. 2 Unit MHz ns ns ns ns ns ns ns 100 100 500 10 ns ns ns ms 13 FN8132.1 October 17, 2005 X5328, X5329 Serial Input Timing tCS CS tLEAD SCK tSU SI MSB IN tH tRI tFI LSB IN tLAG SO High Impedance Serial Output Timing 2.7-5.5V Symbol fSCK tDIS tV tHO tRO tFO (3) (3) Parameter Clock Frequency Output Disable Time Output Valid from Clock Low Output Hold Time Output Rise Time Output Fall Time Min. 0 Max. 2 250 250 Unit MHz ns ns ns ns ns 0 100 100 Notes: (3) This parameter is periodically sampled and not 100% tested. (4) tWC is the time from the rising edge of CS after a valid write sequence has been sent to the end of the self-timed internal nonvolatile write cycle. Serial Output Timing CS tCYC SCK tV SO MSB Out MSB–1 Out tHO tWL LSB Out tDIS tWH tLAG SI ADDR LSB IN 14 FN8132.1 October 17, 2005 X5328, X5329 Power-Up and Power-Down Timing VTRIP VCC 0 Volts tR RESET (X5328) tPURST tPURST tF tRPD VTRIP RESET (X5329) RESET Output Timing Symbol VTRIP Parameter Reset Trip Point Voltage, X5328-4.5A, X5328-4.5A Reset Trip Point Voltage, X5328, X5329 Reset Trip Point Voltage, X5328-2.7A, X5329-2.7A Reset Trip Point Voltage, X5328-2.7, X5329-2.7 VTRIP Hysteresis (HIGH to LOW vs. LOW to HIGH VTRIP voltage) Power-up Reset Time Out VCC Detect to Reset/Output VCC Fall Time VCC Rise Time Reset Valid VCC Min. 4.5 4.25 2.85 2.55 100 100 100 1 Typ. 4.63 4.38 2.93 2.63 20 200 Max. 4.75 4.5 3.0 2.7 280 500 Unit V VTH tPURST tRPD(5) tF(5) tR Note: (5) mV ms ns µs µs V VRVALID (5) This parameter is periodically sampled and not 100% tested. 15 FN8132.1 October 17, 2005 X5328, X5329 VTRIP Set Conditions tTHD VCC VTRIP tTSU tVPS tP tVPH tRP CS tVPS VP tVPH tVPO SCK VP SI tVPO VTRIP Reset Conditions VCC* tRP tVPS tP tVP1 CS tVPS tVPH tVPO SCK VCC VP SI tVPO *VCC > Programmed VTRIP 16 FN8132.1 October 17, 2005 X5328, X5329 VTRIP Programming Specifications VCC = 1.7-5.5V; Temperature = 0°C to 70°C Parameter tVPS tVPH tP tTSU tTHD tWC tRP tVPO VP VTRAN Vta1 Vta2 Vtr Vtv Description SCK VTRIP Program Voltage Setup time SCK VTRIP Program Voltage Hold time VTRIP Program Pulse Width VTRIP Level Setup time VTRIP Level Hold (stable) time VTRIP Write Cycle Time VTRIP Program Cycle Recovery Period (Between successive programming cycles) SCK VTRIP Program Voltage Off time before next cycle Programming Voltage VTRIP Programed Voltage Range Initial VTRIP Program Voltage accuracy (VCC applied-VTRIP) (Programmed at 25°C.) Subsequent VTRIP Program Voltage accuracy [(VCC applied-Vta1)-VTRIP] (Programmed at 25°C.) VTRIP Program Voltage repeatability (Successive program operations.) (programmed at 25°C) VTRIP Program variation after programming (0-75°C). (programmed at 25°C) Min. 1 1 1 10 10 Max. Unit µs µs µs µs ms 10 10 0 15 1.7 -0.1 -25 -25 -25 18 5.0 +0.4 +25 +25 +25 ms ms ms V V V mV mV mV VTRIP programming parameters are periodically sampled and are not 100% tested. 17 FN8132.1 October 17, 2005 X5328, X5329 TYPICAL PERFORMANCE VCC Supply Current vs. Temperature (ISB) 2 tPURST vs. Temperature 205 200 195 190 Time (ms) 185 180 175 170 165 Isb (µA) 1 (VCC = 3V, 5V) 0 -40C 160 -40 25C Temp°C 90C 25 Degrees °C 90 VTRIP vs. Temperature (programmed at 25°C) 5.025 5.000 4.975 3.525 Voltage 3.500 3.475 2.525 2.500 2.475 0 25 Temperature 85 VTRIP = 2.5V VTRIP = 3.5V VTRIP = 5V 18 FN8132.1 October 17, 2005 X5328, X5329 PACKAGING INFORMATION 8-Lead Plastic Dual In-Line Package Type P 0.430 (10.92) 0.360 (9.14) 0.260 (6.60) 0.240 (6.10) Pin 1 Index Pin 1 0.300 (7.62) Ref. 0.060 (1.52) 0.020 (0.51) Half Shoulder Width On All End Pins Optional Seating Plane 0.150 (3.81) 0.125 (3.18) 0.145 (3.68) 0.128 (3.25) 0.025 (0.64) 0.015 (0.38) 0.065 (1.65) 0.045 (1.14) 0.020 (0.51) 0.016 (0.41) 0.110 (2.79) 0.090 (2.29) .073 (1.84) Max. 0.325 (8.25) 0.300 (7.62) Typ. 0.010 (0.25) 0° 15° NOTE: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH 19 FN8132.1 October 17, 2005 X5328, X5329 PACKAGING INFORMATION 8-Lead Plastic Small Outline Gull Wing Package Type S 0.150 (3.80) 0.228 (5.80) 0.158 (4.00) 0.244 (6.20) Pin 1 Index Pin 1 0.014 (0.35) 0.019 (0.49) 0.188 (4.78) 0.197 (5.00) (4X) 7° 0.053 (1.35) 0.069 (1.75) 0.004 (0.19) 0.010 (0.25) 0.050 (1.27) 0.010 (0.25) X 45° 0.020 (0.50) 0.050" Typical 0° - 8° 0.0075 (0.19) 0.010 (0.25) 0.016 (0.410) 0.037 (0.937) 0.250" 0.050" Typical FOOTPRINT 0.030" Typical 8 Places NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 20 FN8132.1 October 17, 2005 X5328, X5329 PACKAGING INFORMATION 14-Lead Plastic Small Outline Gullwing Package Type S 0.150 (3.80) 0.228 (5.80) 0.158 (4.00) 0.244 (6.20) Pin 1 Index Pin 1 0.014 (0.35) 0.020 (0.51) 0.336 (8.55) 0.345 (8.75) (4X) 7° 0.053 (1.35) 0.069 (1.75) 0.004 (0.10) 0.010 (0.25) 0.050 (1.27) 0.050"T ypical 0.010 (0.25) 0.020 (0.50) X 45° 0.050"Typical 0° - 8° 0.0075 (0.19) 0.010 (0.25) 0.016 (0.410) 0.037 (0.937) 0.030" Typical 14 Places 0.250" FOOTPRINT NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 21 FN8132.1 October 17, 2005
X5329V14IZ 价格&库存

很抱歉,暂时无法提供与“X5329V14IZ”相匹配的价格&库存,您可以联系我们找货

免费人工找货