PD - 95375A
IRFR/U9214PbF
P-Channel Surface Mount (IRFR9214) l Straight Lead (IRFU9214) l Advanced Process Technology l Fast Switching l Fully Avalanche Rated l Lead-Free Description
l l
HEXFET® Power MOSFET VDSS = -250V RDS(on) = 3.0Ω
D
G S
ID = -2.7A
Third Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications. The D-Pak is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.
D-Pak T O-252AA I-Pak TO-251AA
Absolute Maximum Ratings
Parameter
ID @ TC = 25°C ID @ TC = 100°C IDM PD @TC = 25°C V GS EAS IAR EAR dv/dt TJ TSTG Continuous Drain Current, VGS @ -10V Continuous Drain Current, VGS @ -10V Pulsed Drain Current Power Dissipation Linear Derating Factor Gate-to-Source Voltage Single Pulse Avalanche Energy Avalanche Current Repetitive Avalanche Energy Peak Diode Recovery dv/dt Operating Junction and Storage Temperature Range Soldering Temperature, for 10 seconds
Max.
-2.7 -1.7 -11 50 0.40 ± 20 100 -2.7 5.0 -5.0 -55 to + 150 260 (1.6mm from case )
Units
A W W/°C V mJ A mJ V/ns °C
Thermal Resistance
Parameter
RθJC RθJA RθJA Junction-to-Case Junction-to-Ambient (PCB mount)** Junction-to-Ambient
Typ.
Max.
2.5 50 110
Units
°C/W
12/07/04
IRFR/U9214PbF
Electrical Characteristics @ TJ = 25°C (unless otherwise specified)
Parameter Drain-to-Source Breakdown Voltage ∆V(BR)DSS/∆TJ Breakdown Voltage Temp. Coefficient RDS(on) Static Drain-to-Source On-Resistance VGS(th) Gate Threshold Voltage gfs Forward Transconductance V(BR)DSS IDSS IGSS Qg Qgs Qgd td(on) tr td(off) tf LD LS Ciss Coss Crss Drain-to-Source Leakage Current Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage Total Gate Charge Gate-to-Source Charge Gate-to-Drain ("Miller") Charge Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Internal Drain Inductance Internal Source Inductance Input Capacitance Output Capacitance Reverse Transfer Capacitance Min. -250 -2.0 0.9 Typ. -0.25 11 14 20 17 Max. Units Conditions V VGS = 0V, ID = -250µA V/°C Reference to 25°C, ID = -1mA 3.0 Ω VGS = -10V, I D = -1.7A -4.0 V VDS = VGS, ID = -250µA S VDS = -50V, ID = -1.7A -100 VDS = -250V, VGS = 0V µA -500 VDS = -200V, VGS = 0V, TJ = 150°C 100 VGS = 20V nA -100 VGS = -20V 14 ID = -1.7A 3.1 nC VDS = -200V 6.8 VGS = -10V, See Fig. 6 and 13 VDD = -125V ID = -1.7A ns RG =21 Ω RD =70 See Fig. 10 D Between lead, 4.5 6mm (0.25in.) nH G from package 7.5 and center of die contact
S 220 VGS = 0V 75 pF VDS = -25V 11 = 1.0MHz, See Fig. 5
Source-Drain Ratings and Characteristics
IS
ISM
V SD t rr Qrr ton Notes:
Parameter Continuous Source Current (Body Diode) Pulsed Source Current (Body Diode) Diode Forward Voltage Reverse Recovery Time Reverse Recovery Charge Forward Turn-On Time
Min. Typ. Max. Units
Conditions D MOSFET symbol -2.7 showing the A G integral reverse -11 p-n junction diode. S -5.8 V TJ = 25°C, IS = -2.7A, VGS = 0V 150 220 ns TJ = 25°C, IF = -1.7A 870 1300 nC di/dt = 100A/µs Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)
Repetitive rating; pulse width limited by
max. junction temperature. ( See fig. 11 ) Starting TJ = 25°C, L = 27mH RG = 25Ω, IAS = -2.7A. (See Figure 12) ISD ≤ -2.7A, di/dt ≤ 600A/µs, VDD ≤ V(BR)DSS, TJ ≤ 150°C
Pulse width ≤ 300µs; duty cycle ≤ 2%.
This is applied for I-PAK, LS of D-PAK is measured between
lead and center of die contact
** When mounted on 1" square PCB (FR-4 or G-10 Material ) . For recommended footprint and soldering techniques refer to application note #AN-994
IRFR/U9214PbF
10
-I D , Drain-to-Source Current (A)
1
-I D , Drain-to-Source Current (A)
VGS -15V -10V -8.0V -7.0V -6.0V -5.5V -5.0V BOTTOM -4.5V TOP
10
VGS -15V -10V -8.0V -7.0V -6.0V -5.5V -5.0V BOTTOM -4.5V TOP
1
-4.5V
-4.5V
0.1 0.1
20µs PULSE WIDTH TJ = 25 °C
1 10 100
0.1 0.1
20µs PULSE WIDTH TJ = 150 °C
1 10 100
-VDS , Drain-to-Source Voltage (V)
-VDS , Drain-to-Source Voltage (V)
Fig 1. Typical Output Characteristics
Fig 2. Typical Output Characteristics
10
2.5
RDS(on) , Drain-to-Source On Resistance (Normalized)
ID = -2.7A
-I D , Drain-to-Source Current (A)
TJ = 25 ° C
TJ = 150 ° C
2.0
1.5
1
1.0
0.5
0.1 4 5 6 7
V DS = -50V 20µs PULSE WIDTH 8 9 10
0.0 -60 -40 -20
VGS = -10V
0 20 40 60 80 100 120 140 160
-VGS, Gate-to-Source Voltage (V)
TJ , Junction Temperature ( °C)
Fig 3. Typical Transfer Characteristics
Fig 4. Normalized On-Resistance Vs. Temperature
IRFR/U9214PbF
400
-VGS , Gate-to-Source Voltage (V)
VGS Ciss Crss Coss
= 0V, f = 1MHz = Cgs + Cgd , Cds SHORTED = Cgd = Cds + Cgd
20
ID = -1.7 A VDS = -200V VDS = -125V VDS = -50V
16
C, Capacitance (pF)
300
12
Ciss
200
8
100
Coss Crss
1 10 100
4
0
0 0 3 6
FOR TEST CIRCUIT SEE FIGURE 13
9 12 15
-VDS, Drain-to-Source Voltage (V)
QG , Total Gate Charge (nC)
Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage
Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage
10
100
ISD , Reverse Drain Current (A)
OPERATION IN THIS AREA LIMITED BY RDS(on)
-ID , Drain Current (A) I
TJ = 150 ° C
10
1
100us
TJ = 25 ° C
1
1ms
0.1 1.0
V GS = 0 V
2.0 3.0 4.0 5.0
0.1
TC = 25 °C TJ = 150 °C Single Pulse
10 100
10ms
1000
VSD ,Source-to-Drain Voltage (V)
-VDS , Drain-to-Source Voltage (V)
Fig 7. Typical Source-Drain Diode Forward Voltage
Fig 8. Maximum Safe Operating Area
IRFR/U9214PbF
3.0
VDS VGS
RD
2.5
-ID , Drain Current (A)
2.0
-10V
1.5
Pulse Width ≤ 1 µs Duty Factor ≤ 0.1 %
1.0
Fig 10a. Switching Time Test Circuit
td(on) tr t d(off) tf
0.5
VGS 10%
0.0 25 50 75 100 125 150
TC , Case Temperature ( °C)
90% VDS
Fig 9. Maximum Drain Current Vs. Case Temperature
Fig 10b. Switching Time Waveforms
10
Thermal Response (Z thJC )
D = 0.50 1 0.20 0.10 0.05 0.1 0.02 0.01 SINGLE PULSE (THERMAL RESPONSE) PDM t1 t2 Notes: 1. Duty factor D = t 1 / t 2 2. Peak T J = P DM x Z thJC + TC 0.0001 0.001 0.01 0.1 1
0.01 0.00001
t1 , Rectangular Pulse Duration (sec)
Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case
+
-
RG
D.U.T. VDD
IRFR/U9214PbF
VDS
L
200
EAS , Single Pulse Avalanche Energy (mJ)
RG
D.U.T
IAS
-V V DD + DD
A DRIVER
160
ID -1.3A -1.8A BOTTOM -2.8A TOP
-20V
tp
0.01Ω
120
15V
80
Fig 12a. Unclamped Inductive Test Circuit
I AS
40
0
25
50
75
100
125
150
Starting TJ , Junction Temperature ( °C)
tp V(BR)DSS
Fig 12c. Maximum Avalanche Energy Vs. Drain Current
Fig 12b. Unclamped Inductive Waveforms
Current Regulator Same Type as D.U.T.
50KΩ
QG
12V
.2µF
VG
VGS
-3mA
Charge
IG
ID
Current Sampling Resistors
Fig 13a. Basic Gate Charge Waveform
Fig 13b. Gate Charge Test Circuit
+
QGS
QGD
D.U.T.
-
-10V
.3µF
VDS
IRFR/U9214PbF
Peak Diode Recovery dv/dt Test Circuit
D.U.T*
+
+
Circuit Layout Considerations • Low Stray Inductance • Ground Plane • Low Leakage Inductance Current Transformer
-
+
RG VGS • dv/dt controlled by RG • ISD controlled by Duty Factor "D" • D.U.T. - Device Under Test
+ VDD
*
Reverse Polarity of D.U.T for P-Channel
Driver Gate Drive P.W. Period D=
P.W. Period
[VGS=10V ] ***
D.U.T. ISD Waveform Reverse Recovery Current Body Diode Forward Current di/dt D.U.T. VDS Waveform Diode Recovery dv/dt
[VDD]
Re-Applied Voltage Inductor Curent
Body Diode
Forward Drop
Ripple ≤ 5%
[ISD ]
*** VGS = 5.0V for Logic Level and 3V Drive Devices Fig 14. For P-Channel HEXFETS
IRFR/U9214PbF
D-Pak (TO-252AA) Package Outline
Dimensions are shown in millimeters (inches)
D-Pak (TO-252AA) Part Marking Information
EXAMPLE: T HIS IS AN IRF R120 WIT H AS SEMBLY LOT CODE 1234 ASS EMBLED ON WW 16, 1999 IN THE AS SEMBLY LINE "A" Note: "P" in as s embly line position indicates "Lead-Free" PART NUMBER INT ERNATIONAL RECT IFIER LOGO
IRFU120 916A 12 34
AS SEMBLY LOT CODE
DATE CODE YEAR 9 = 1999 WEEK 16 LINE A
OR
PART NUMBER INTERNAT IONAL RECT IFIER LOGO
IRFU120 12 34
DATE CODE P = DESIGNAT ES LEAD-F REE PRODUCT (OPT IONAL) YEAR 9 = 1999 WEEK 16 A = ASS EMBLY SIT E CODE
ASS EMBLY LOT CODE
IRFR/U9214PbF
I-Pak (TO-251AA) Package Outline
(Dimensions are shown in millimeters (inches)
I-Pak (TO-251AA) Part Marking Information
EXAMPLE: T HIS IS AN IRF U120 WIT H ASS EMBLY LOT CODE 5678 AS SEMBLED ON WW 19, 1999 IN T HE AS SEMBLY LINE "A" Note: "P" in assembly line position indicates "Lead-Free" INT ERNAT IONAL RECT IF IER LOGO PART NUMBER
IRF U120 919A 56 78
AS SEMBLY LOT CODE
DAT E CODE YEAR 9 = 1999 WEEK 19 LINE A
OR
INT ERNAT IONAL RECT IFIER LOGO PART NUMBER
IRF U120 56 78
ASS EMB LY LOT CODE
DAT E CODE P = DESIGNAT ES LEAD-FREE PRODUCT (OPT IONAL) YEAR 9 = 1999 WEEK 19 A = ASS EMBLY SIT E CODE
IRFR/U9214PbF
D-Pak (TO-252AA) Tape & Reel Information
Dimensions are shown in millimeters (inches)
TR TRR TRL
16.3 ( .641 ) 15.7 ( .619 )
16.3 ( .641 ) 15.7 ( .619 )
12.1 ( .476 ) 11.9 ( .469 )
FEED DIRECTION
8.1 ( .318 ) 7.9 ( .312 )
FEED DIRECTION
NOTES : 1. CONTROLLING DIMENSION : MILLIMETER. 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ). 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.
13 INCH
16 mm NOTES : 1. OUTLINE CONFORMS TO EIA-481.
Data and specifications subject to change without notice.
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information.12/04
工商网监
湘ICP备2023018690号
