IRMCK343

Data Sheet No. PD60336 IRMCK343 Sensorless Motor Control IC for Appliances Features MCE (Motion Control Engine) - Hardware based computation engine for high efficiency sinusoidal sensorless control of permanent magnet AC motor Integrated Power Factor Correction control Supports both interior and surface permanent magnet motors Built-in hardware peripheral for single shunt current feedback reconstruction No external current or voltage sensing operational amplifier required Three/two-phase Space Vector PWM Three-channel analog output (PWM) Embedded 8-bit high speed microcontroller (8051) for flexible I/O and man-machine control JTAG programming port for emulation/debugger Serial communication interface (UART) I2C/SPI serial interface Watchdog timer with independent analog clock Three general purpose timers/counters Two special timers: periodic timer, capture timer Internal ‘One-Time Programmable’ (OTP) memory and internal RAM for final production usage Pin compatible with IRMCK343, RAM version 1.8V/3.3V CMOS TM Product Summary Maximum crystal frequency Maximum internal clock (SYSCLK) frequency Maximum 8051 clock frequency Sensorless control computation time MCE TM 60 MHz 128 MHz 33 MHz 11 μsec typ 16 bit signed 56K bytes 8K bytes 2 μsec 16 bits/ SYSCLK 5 12 bits 2 μsec 2 SYSCLK 8 bits 57.6K bps 23 QFP64 -40°C ~ 85°C computation data range 8051 OTP Program memory MCE program and Data RAM GateKill latency (digital filtered) PWM carrier frequency counter A/D input channels A/D converter resolution A/D converter conversion speed 8051 instruction execution speed Analog output (PWM) resolution UART baud rate (typ) Number of I/O (max) Package (lead-free) Operating temperature Description IRMCK343 is a high performance OTP based motion control IC designed primarily for appliance applications. IRMCK343 is designed to achieve low cost and high performance control solutions for advanced inverterized appliance motor control. IRMCK343 contains two computation engines. One is Motion Control Engine (MCETM) for sensorless control of permanent magnet motors; the other is an 8-bit high-speed microcontroller (8051). Both computation engines are integrated into one monolithic chip. The MCETM contains a collection of control elements such as Proportional plus Integral, Vector rotator, Angle estimator, Multiply/Divide, Low loss SVPWM, Single Shunt IFB. The user can program a motion control algorithm by connecting these control elements using a graphic compiler. Key components of the sensorless control algorithms, such as the Angle Estimator, are provided as complete pre-defined control blocks implemented in hardware. A unique analog/digital circuit and algorithm to fully support single shunt current reconstruction is also provided. The 8051 microcontroller performs 2-cycle instruction execution (60MIPS at 120MHz). The MCE and 8051 microcontroller are connected via dual port RAM to process signal monitoring and command input. An advanced graphic compiler for the MCETM is seamlessly integrated into the MATLAB/Simulink environment, while third party JTAG based emulator tools are supported for 8051 developments. IRMCK343 comes with a small QFP64 pin lead-free package. www.irf.com . © 2007 International Rectifier IRMCK343 TABLE OF CONTENTS 1 2 3 4 Overview .................................................................................................................................... 5 IRMCK343 Block Diagram and Main Functions.........................................................................6 Pinout......................................................................................................................................... 8 Input/Output of IRMCK343......................................................................................................... 9 4.1 8051 Peripheral Interface Group .........................................................................................9 4.2 Motion Peripheral Interface Group ....................................................................................10 4.3 Analog Interface Group .....................................................................................................11 4.4 Power Interface Group ......................................................................................................11 4.5 Test Interface Group .........................................................................................................11 5 Application Connections .......................................................................................................... 12 6 DC Characteristics ................................................................................................................... 13 6.1 Absolute Maximum Ratings...............................................................................................13 6.2 System Clock Frequency and Power Consumption .......................................................... 13 6.3 Digital I/O DC Characteristics............................................................................................14 6.4 PLL and Oscillator DC Characteristics .............................................................................. 14 6.5 Analog I/O DC Characteristics ..........................................................................................15 6.6 Under Voltage Lockout DC Characteristics....................................................................... 16 6.7 AREF Characteristics ........................................................................................................16 7 AC Characteristics ................................................................................................................... 17 7.1 PLL AC Characteristics .....................................................................................................17 7.2 Analog to Digital Converter AC Characteristics.................................................................18 7.3 Op Amp AC Characteristics ..............................................................................................18 7.4 SYNC to SVPWM and A/D Conversion AC Timing ........................................................... 19 7.5 GATEKILL to SVPWM AC Timing .....................................................................................20 7.6 Interrupt AC Timing ...........................................................................................................20 7.7 I2C AC Timing....................................................................................................................21 7.8 SPI AC Timing................................................................................................................... 22 7.8.1 SPI Write AC timing ....................................................................................................22 7.8.2 SPI Read AC Timing...................................................................................................23 7.9 UART AC Timing...............................................................................................................24 7.10 CAPTURE Input AC Timing ...........................................................................................25 7.11 JTAG AC Timing ............................................................................................................26 7.12 OTP Programming Timing .............................................................................................27 8 I/O Structure............................................................................................................................. 28 9 Pin List ..................................................................................................................................... 31 10 Package Dimensions ............................................................................................................34 11 Part Marking Information ......................................................................................................35 12 Order Information ................................................................................................................. 35 www.irf.com 2 © 2007 International Rectifier IRMCK343 TABLE OF FIGURES Figure 1 Typical Application Block Diagram Using IRMCK343......................................................5 Figure 2. IRMCK343 Internal Block Diagram.................................................................................6 Figure 3. IRMCK343 Pin Configuration..........................................................................................8 Figure 4. Input/Output of IRMCK343 ............................................................................................. 9 Figure 5. Application Connection of IRMCK343 ..........................................................................12 Figure 6. Clock Frequency vs. Power Consumption....................................................................13 Figure 7 Crystal oscillator circuit.................................................................................................. 17 Figure 8 Voltage droop of sample and hold .................................................................................18 Figure 9 SYNC to SVPWM and A/D Conversion AC Timing ....................................................... 19 Figure 10 GATEKILL to SVPWM AC Timing ...............................................................................20 Figure 11 Interrupt AC Timing ..................................................................................................... 20 Figure 12 I2C AC Timing ............................................................................................................21 Figure 13 SPI write AC Timing..................................................................................................... 22 Figure 14 SPI read AC Timing ..................................................................................................... 23 Figure 15 UART AC Timing ......................................................................................................... 24 Figure 16 CAPTURE Input AC Timing.........................................................................................25 Figure 17 JTAG AC Timing.......................................................................................................... 26 Figure 18 OTP Programming Timing ...........................................................................................27 Figure 19 All digital I/O and motor PWM output .............................................................................28 Figure 20 RESET, GATEKILL I/O ..................................................................................................28 Figure 21 Analog input ................................................................................................................... 29 Figure 22 Analog operational amplifier output and AREF I/O structure.......................................29 Figure 23 VPP programming pin .................................................................................................29 Figure 24 VSS, AVSS and PLLVSS pin structure .......................................................................... 30 Figure 25 VDD1, VDD2, AVDD and PLLVDD pin structure ...........................................................30 Figure 26 XTAL0/XTAL1 pins structure .......................................................................................30 www.irf.com 3 © 2007 International Rectifier IRMCK343 TABLE OF TABLES Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Table 13. Table 14. Table 15. Table 16. Table 17. Table 18. Table 19. Table 20. Table 21. Absolute Maximum Ratings ...........................................................................................13 System Clock Frequency ...............................................................................................13 Digital I/O DC Characteristics ........................................................................................ 14 PLL DC Characteristics ................................................................................................. 14 Analog I/O DC Characteristics .......................................................................................15 UVcc DC Characteristics ............................................................................................... 16 AREF DC Characteristics ..............................................................................................16 PLL AC Characteristics.................................................................................................. 17 A/D Converter AC Characteristics .................................................................................18 Current Sensing OP amp Amp AC Characteristics......................................................18 SYNC AC Characteristics ............................................................................................19 GATEKILL to SVPWM AC Timing ...............................................................................20 Interrupt AC Timing...................................................................................................... 20 I2C AC Timing ..............................................................................................................21 SPI Write AC Timing .................................................................................................... 22 SPI Read AC Timing.................................................................................................... 23 UART AC Timing ......................................................................................................... 24 CAPTURE AC Timing ..................................................................................................25 JTAG AC Timing .......................................................................................................... 26 OTP Programming Timing ...........................................................................................27 Pin List ......................................................................................................................... 33 www.irf.com 4 © 2007 International Rectifier IRMCK343 1 Overview IRMCK343 is a new International Rectifier integrated circuit device primarily designed as a onechip solution for complete inverter controlled appliance motor control applications. Unlike a traditional microcontroller or DSP, the IRMCK343 provides a built-in closed loop sensorless control algorithm using the unique Motion Control Engine (MCETM) for permanent magnet motor. The MCETM consists of a collection of control elements, motion peripherals, a dedicated motion control sequencer and dual port RAM to map internal signal nodes. IRMCK343 also employs a unique single shunt current reconstruction circuit to eliminate additional analog/digital circuitry and enables a direct shunt resistor interface to the IC. Motion control programming is achieved using a dedicated graphical compiler integrated into the MATLAB/SimulinkTM development environment. Sequencing, user interface, host communication, and upper layer control tasks can be implemented in the 8051 high-speed 8-bit microcontroller. The 8051 microcontroller is equipped with a JTAG port to facilitate emulation and debugging tools. Figure 1 shows a typical application schematic using the IRMCK343. IRMCK343 is intended for volume production purpose and contains 64K bytes of OTP (One Time Programming) ROM, which can be programmed through a JTAG port. For a development purpose use, IRMCF343 contains a 48k byte of RAM in place of program OTP to facilitate an application development work. Both IRMCF343 and IRMCK343 come in the same 64-pin QFP package with identical pin configuration to facilitate PC board layout and transition to mass production Figure 1 Typical Application Block Diagram Using IRMCK343 www.irf.com 5 © 2007 International Rectifier IRMCK343 2 IRMCK343 Block Diagram and Main Functions IRMCK343 block diagram is shown in Figure 2. 8bit uP Address/Data bus Figure 2. IRMCK343 Internal Block Diagram IRMCK343 contains the following functions for sensorless AC motor control applications: • Motion Control Engine (MCETM) o Proportional plus Integral block o Low pass filter o Differentiator and lag (high pass filter) o Ramp o Limit o Angle estimate (sensorless control) o Inverse Clark transformation o Vector rotator o Bit latch o Peak detect © 2007 International Rectifier 6 www.irf.com Motion Control Bus IRMCK343 o o o o o o o o o o o o o o o • Transition Multiply-divide (signed and unsigned) Divide (signed and unsigned) Adder Subtractor Comparator Counter Accumulator Switch Shift ATAN (arc tangent) Function block (any curve fitting, nonlinear function) 16-bit wide Logic operations (AND, OR, XOR, NOT, NEGATE) MCETM program and data memory (6K byte). Note 1 MCETM control sequencer 8051 microcontroller o Three 16-bit timer/counters o 16-bit periodic timer o 16-bit analog watchdog timer o 16-bit capture timer o Up to 23 discrete I/Os o Five-channel 12-bit A/D Three buffered channels (0 – 1.2V input) Two unbuffered channels (0 – 1.2V input) o JTAG port (4 pins) o Up to three channels of analog output (8-bit PWM) o UART o I2C/SPI port o 64K byte program OTP o 2K byte data RAM. Note 1 Note 1: Total size of RAM is 8K byte including MCE program, MCE data, and 8051 data. Different sizes can be allocated depending on applications. www.irf.com 7 © 2007 International Rectifier IRMCK343 3 Pinout SCL/SO-SI/VPP P3.1/AOPWM2 P5.0/PFCGKILL P3.2/INT0 VDD1 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 XTAL0 XTAL1 P1.0/T2 P1.1/RXD P1.2/TXD P1.3/SYNC/SCK P1.4/CAP P1.5 P1.6 P1.7 VDD2 VSS VDD1 P2.0/NMI P2.1 P2.2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 P3.0/INT2/CS1 PWMUH PWMUL PWMVH PWMVL PWMWH PWMWL GATEKILL VDD1 VSS IPFCIPFC+ IPFCO VACO VACVAC+ (Top View) IFBC- CMEXT IFBC+ AVDD VSS AVSS AREF PFCPWM P5.1/TMS P5.2/TDO SDA/CS0 P5.3/TDI PLLVDD PLLVSS RESET VSS TCK NC P2.6/AOPWM0 P2.7/AOPWM1 Figure 3. IRMCK343 Pin Configuration www.irf.com 8 © 2007 International Rectifier IFBCO VDD2 AIN0 AIN1 P2.3 P2.4 P2.5 IRMCK343 4 Input/Output of IRMCK343 All I/O signals of IRMCK343 are shown in Figure 4. All I/O pins are 3.3V logic interface except A/D interface pins. Crystal RS232C Interface Other communication (SPI&I2C) & OTP Programming XTAL0 XTAL1 P1.2/TXD P1.1/RXD SDA/CS0 SCL/SO-SI/VPP P3.0/INT2/CS1 P1.3/SYNC/SCK P1.0/T2 P1.4/CAP P1.5 AREF CMEXT IPFC+ IPFCIPFCO IFB+ IFBIFBCO VAC+ VACVACO AIN0 AIN1 P1.6 P1.7 P2.0/NMI P2.1 P2.2 P2.3 P2.4 P2.5 P3.2/NINT0 PWMWL GATEKILL PWMUH PWMUL PWMVH PWMVL PWMWH PWMWL GATEKILL Motor PWM gate signal Interface PFC PWM gate signal Interface Discrete I/O IRMCK343 A/D Interface D/A Interface (PWM output) System Reset P2.6/AOPWM0 P2.7/AOPWM1 P3.1/AOPWM2 RESET P5.1/TMS AVDD AVSS VDD1 VDD2 VSS PLLVDD PLLVSS Analog power/ ground Digital power/ ground PLL power/ ground JTAG port P5.2/TDO P5.3/TDI TCK TSTMOD Test mode Figure 4. Input/Output of IRMCK343 4.1 8051 Peripheral Interface Group Output, Transmit data from IRMCK343 Input, Receive data to IRMCK343 UART Interface P1.2/TXD P1.1/RXD Discrete I/O Interface P1.0/T2 Input/output port 1.0, can be configured as Timer/Counter 2 input P1.3/SYNC/SCK Input/output port 1.3, can be configured as SYNC output or SPI clock P1.4/CAP Input/output port 1.4, can be configured as Capture Timer input P1.5 Input/output port 1.5 P1.6 Input/output port 1.6 P1.7 Input/output port 1.7 P2.0/NMI Input/output port 2.0, can be configured as Non-maskable interrupt input P2.1 Input/output port 2.1 www.irf.com 9 © 2007 International Rectifier IRMCK343 P2.2 P2.3 P2.4 P2.5 P3.0/INT2/CS1 P3.2/INT0 Input/output port 2.2 Input/output port 2.3 Input/output port 2.4 Input/output port 2.5 Input/output port 3.0, can be configured as INT2 input or SPI chip select 1 Input/output port 3.2, can be configured as INT0 input Analog Output Interface P2.6/AOPWM0 Input/output, can be configured as 8-bit PWM output 0 with programmable carrier frequency P2.7/AOPWM1 Input/output, can be configured as 8-bit PWM output 1 with programmable carrier frequency P3.1/AOPWM2 Input/output, can be configured as 8-bit PWM output 2 with programmable carrier frequency Crystal Interface XTAL0 XTAL1 Reset Interface RESET Input, connected to crystal Output, connected to crystal Input/output, system reset, needs to be pulled up to VDD1 but doesn’t require external RC time constant I2C/SPI Interface/OTP Programming SCL/SO-SI/VPP Output or Power, I2C clock output or SPI data or OTP Programming SDA/CS0 Input/output, I2C data line or SPI chip select 0 P3.0/INT2/CS1 Input/output, INT2 or SPI chip select 1 P1.3/SYNC/SCK Input/output, SYNC output or SPI clock, needs to be pulled up to VDD1 in order to boot from I2C EEPROM 4.2 Motion Peripheral Interface Group Output, PWM phase U high side gate signal Output, PWM phase U low side gate signal Output, PWM phase V high side gate signal Output, PWM phase V low side gate signal Output, PWM phase W high side gate signal Output, PWM phase W low side gate signal Output, PFC PWM gate signal Input, upon assertion, this negates all six PWM signals, programmable logic sense Input, upon assertion, this negates PFCPWM signal, programmable logic sense, can be configured as discrete I/O in which case CGATEKILL negates PFCPWM PWM PWMUH PWMUL PWMVH PWMVL PWMWH PWMWL PFCPWM Fault GATEKILL P5.0/PFCGKILL www.irf.com 10 © 2007 International Rectifier IRMCK343 4.3 Analog Interface Group Analog power (1.8V) Analog power return Unbuffered 0.6V, input to the AREF buffer, capacitor needs to be connected. 0.6V buffered output Input, Operational amplifier positive input for shunt resistor current sensing Input, Operational amplifier negative input for shunt resistor current sensing Output, Operational amplifier output for shunt resistor current sensing Input, Operational amplifier positive input for PFC current sensing Input, Operational amplifier negative input for PFC current sensing Output, Operational amplifier output for PFC current sensing Input, Operational amplifier positive input for PFC AC voltage sensing Input, Operational amplifier negative input for PFC AC voltage sensing Output, Operational amplifier output for PFC AC voltage sensing Input, Analog input channel 0 (0 – 1.2V), typically configured for DC bus voltage input Input, analog input channel 1 (0 – 1.2V), needs to be pulled down to AVSS if unused AVDD AVSS CMEXT AREF IFB+ IFBIFBO IPFC+ IPFCIPFO VAC+ VACVACO AIN0 AIN1 4.4 Power Interface Group Digital power for I/O (3.3V) Digital power for core logic (1.8V) Digital common PLL power (1.8V) PLL ground return VDD1 VDD2 VSS PLLVDD PLLVSS 4.5 Test Interface Group Must be tied to VSS, used only for factory testing. Input, JTAG test data input Input, JTAG test mode select Input, JTAG test clock Output, JTAG test data output TSTMOD P5.3/TDI P5.1/TMS TCK P5.2/TDO www.irf.com 11 © 2007 International Rectifier IRMCK343 5 Application Connections Typical application connection is shown in Figure 5. All components necessary to implement a complete sensorless drive control algorithm are shown connected to IRMCK343. Figure 5. Application Connection of IRMCK343 www.irf.com 12 © 2007 International Rectifier IRMCK343 6 DC Characteristics 6.1 Absolute Maximum Ratings Parameter Supply Voltage Supply Voltage Analog Input Voltage Digital Input Voltage Ambient Temperature Storage Temperature Table 1. Min Typ Max -0.3 V 3.6 V -0.3 V 1.98 V -0.3 V 1.98 V -0.3 V 3.65 V -40 ˚C 85 ˚C -65 ˚C 150 ˚C Absolute Maximum Ratings Condition Respect to VSS Respect to VSS Respect to AVSS Respect to VSS Symbol VDD1 VDD2 VIA VID TA TS Caution: Stresses beyond those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and function of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied. 6.2 System Clock Frequency and Power Consumption Parameter System Clock 8051 Clock Table 2. Min Typ Max 32 128 32 System Clock Frequency Unit MHz MHz Symbol SYSCLK 8051CLK Power Consumption 180 160 140 120 Power (mW) 100 80 60 40 20 0 0 20 40 60 80 100 120 140 MCE Frequency (MHz) 1.8V 3.3V Total Power Figure 6. Clock Frequency vs. Power Consumption www.irf.com 13 © 2007 International Rectifier IRMCK343 6.3 VDD1 VDD2 VIL VIH CIN IL IOL1(2) IOH1(2) IOL2(3) IOH2(3) Digital I/O DC Characteristics Parameter Supply Voltage Supply Voltage Input Low Voltage Input High Voltage Input capacitance Input leakage current Low level output current High level output current Low level output current High level output current Table 3. Min 3.0 V 1.62 V -0.3 V 2.0 V 8.9 mA 12.4 mA 17.9 mA 24.6 mA Typ 3.3 V 1.8 V 3.6 pF ±10 nA 13.2 mA 24.8 mA 26.3 mA 49.5 mA Max 3.6 V 1.98 V 0.8 V 3.6 V ±1 μA 15.2 mA 38 mA 33.4 mA 81 mA Condition Recommended Recommended Recommended Recommended (1) Symbol (1) VO = 3.3 V or 0 V VOL = 0.4 V = 2.4 V = 0.4 V = 2.4 V VOH (1) VOL (1) VOH (1) Digital I/O DC Characteristics Note: (1) Data guaranteed by design. (2) Applied to SCL/SO-SI, SDA/CS0 pins. (3) Applied to P1.0/T2, P1.1/RXD, P1.2/TXD, P1.3/SYNC/SCK, P1.4/CAP, P1.5, P1.6, P1.7, P2.0/NMI, P2.1, P2.2, P2.3, P2.4, P2.5, P2.6/AOPWM0, P2.7/AOPWM1, P3.0/INT2/CS1, P3.1/AOPWM2, P3.2/INT0, P5.0/PFCGKILL, P5.1/TMS, P5.2/TDO, P5.3/TDI, GATEKILL, PWMUL, PWMUH, PWMVL, PWMVH, PWMWL, PWMWH, and PFCPWM pins. 6.4 VPLLVDD VIL OSC VIH OSC PLL and Oscillator DC Characteristics Parameter Min Typ Max Supply Voltage 1.62 V 1.8 V 1.92 V Oscillator Input Low VPLLVSS 0.2* Voltage VPLLVDD Oscillator Input High 0.8* VPLLVDD Voltage VPLLVDD Table 4. PLL DC Characteristics Condition Recommended VPLLVDD = 1.8 V (1) Symbol VPLLVDD (1) = 1.8 V Note: (1) Data guaranteed by design. www.irf.com 14 © 2007 International Rectifier IRMCK343 6.5 Analog I/O DC Characteristics Condition Recommended VAVDD = 1.8 V Recommended VAVDD = 1.8 V (1) - OP amps for current sensing (IFB+, IFB-, IFBO, IPFC+, IPFC-, IPFCO) CAREF = 1nF, CMEXT= 100nF. Unless specified, Ta = 25˚C. Symbol Parameter Min Typ Max VAVDD Supply Voltage 1.71 V 1.8 V 1.89 V VOFFSET Input Offset Voltage 26 mV VI Input Voltage Range 0V 1.2 V VOUTSW OP amp output 50 mV 1.2 V (1) operating range CIN Input capacitance 3.6 pF RFDBK OP amp feedback 5 kΩ 20 k Ω resistor OP GAINCL CMRR ISRC ISNK Operating Close loop Gain Common Mode Rejection Ratio Op amp output source current Op amp output sink current Table 5. 80 db 80 db 1 mA 100 μA - Requested between op amp output and negative input (1) (1) VOUT (1) VOUT (1) = 0.6 V = 0.6 V Analog I/O DC Characteristics Note: (1) Data guaranteed by design. www.irf.com 15 © 2007 International Rectifier 6.6 Under Voltage Lockout DC Characteristics - Based on AVDD (1.8V) Unless specified, Ta = 25˚C. Symbol Parameter Min Typ Max UVCC+ UVcc positive going 1.53 V 1.66 V 1.71 V Threshold1) UVCCUVcc negative going 1.52 V 1.62 V 1.71 V Threshold UVCCH UVcc Hysteresys 40 mV Table 6. UVcc DC Characteristics Note: (1) Data guaranteed by design. Condition VDD1 = 3.3 V VDD1 = 3.3 V 6.7 AREF Characteristics Condition VAVDD = 1.8 V CAREF = 1nF, CMEXT= 100nF. Unless specified, Ta = 25˚C. Symbol Parameter Min Typ Max VAREF AREF Output Voltage 495 mV 600 mV 700 mV Load regulation (VDC-0.6) 1 mV ΔVo PSRR Power Supply Rejection 75 db Ratio Table 7. AREF DC Characteristics Note: (1) Data guaranteed by design. (1) (1) www.irf.com . © 2007 International Rectifier IRMCK343 7 AC Characteristics 7.1 PLL AC Characteristics Parameter Min Typ Max Crystal input 3.2 MHz 4 MHz 60 MHz frequency Internal clock 32 MHz 50 MHz 128 MHz frequency Sleep mode output FCLKIN ÷ 256 frequency Short time jitter 200 psec Duty cycle 50 % PLL lock time 500 μsec Table 8. PLL AC Characteristics Condition (1) (1) Symbol FCLKIN FPLL FLWPW JS D TLOCK (see figure below) (1) (1) (1) (1) Note: (1) Data guaranteed by design. R1=1M R2=10 Xtal C1=30PF C2=30PF Figure 7 Crystal oscillator circuit www.irf.com 17 © 2007 International Rectifier IRMCK343 7.2 Analog to Digital Converter AC Characteristics Min Typ Max 2.05 μsec 10 μsec Condition (1) Unless specified, Ta = 25˚C. Symbol Parameter TCONV Conversion time THOLD Sample/Hold maximum hold time Table 9. Note: (1) Data guaranteed by design. Voltage droop ≤ 15 LSB (see figure below) A/D Converter AC Characteristics Input Voltage Voltage droop S/H Voltage tSAMPLE THOLD Figure 8 Voltage droop of sample and hold 7.3 Op Amp AC Characteristics - OP amps for current sensing (IFB+, IFB-, IFBO, IPFC+, IPFC-, IPFCO) Unless specified, Ta = 25˚C. Symbol Parameter OPSR OP amp slew rate OPIMP TSET OP input impedance Settling time Table 10. Min - Typ 10 V/μsec 108 Ω 400 ns Max - Condition VAVDD = 1.8 V, CL = 33 pF (1) (1) VAVDD = 1.8 V, CL = 33 pF (1) Current Sensing OP amp Amp AC Characteristics Note: (1) Data guaranteed by design. www.irf.com 18 © 2007 International Rectifier IRMCK343 7.4 SYNC to SVPWM and A/D Conversion AC Timing twSYNC SYNC tdSYNC1 IU,IV,IW tdSYNC2 AINx tdSYNC3 PWMUx,PWMVx,PWMWx Figure 9 SYNC to SVPWM and A/D Conversion AC Timing Unless specified, Ta = 25˚C. Symbol Parameter twSYNC SYNC pulse width tdSYNC1 SYNC to current feedback conversion time tdSYNC2 SYNC to AIN0-6 analog input conversion time tdSYNC3 SYNC to PWM output delay time Table 11. Min - Typ 32 - Max 100 200 2 Unit SYSCLK SYSCLK SYSCLK (1) SYSCLK SYNC AC Characteristics Note: (1) AIN1 through AIN6 channels are converted once every 6 SYNC events www.irf.com 19 © 2007 International Rectifier IRMCK343 7.5 GATEKILL to SVPWM AC Timing Figure 10 GATEKILL to SVPWM AC Timing Unless specified, Ta = 25˚C. Symbol Parameter Min Typ Max twGK GATEKILL pulse width 32 tdGK GATEKILL to PWM 100 output delay Table 12. GATEKILL to SVPWM AC Timing Unit SYSCLK SYSCLK 7.6 Interrupt AC Timing Figure 11 Interrupt AC Timing Unless specified, Ta = 25˚C. Symbol Parameter Min Typ Max twINT INT0, INT1 Interrupt 4 Assertion Time tdINT INT0, INT1 latency 4 Table 13. Interrupt AC Timing Unit SYSCLK SYSCLK www.irf.com 20 © 2007 International Rectifier IRMCK343 7.7 I2C AC Timing TI2CLK TI2CLK SCL tI2WSETUP tI2WHOLD tI2RSETUP tI2RHOLD tI2EN2 tI2ST1 tI2ST2 tI2EN1 SDA Figure 12 Unless specified, Ta = 25˚C. Symbol Parameter 2 TI2CLK I C clock period tI2ST1 I2C SDA start time tI2ST2 I2C SCL start time tI2WSETUP I2C write setup time tI2WHOLD I2C write hold time tI2RSETUP I2C read setup time tI2RHOLD I2C read hold time I2C AC Timing Min Typ 10 0.25 0.25 0.25 0.25 2 (1) I C filter time 1 Table 14. I2C AC Timing Max 8192 - Unit SYSCLK TI2CLK TI2CLK TI2CLK TI2CLK SYSCLK SYSCLK Note: (1) I2C read setup time is determined by the programmable filter time applied to I2C communication. www.irf.com 21 © 2007 International Rectifier IRMCK343 7.8 SPI AC Timing 7.8.1 SPI Write AC timing Figure 13 Unless specified, Ta = 25˚C. Symbol Parameter TSPICLK SPI clock period tSPICLKHT SPI clock high time tSPICLKLT SPI clock low time tCSDELAY CS to data delay time tWRDELAY CLK falling edge to data delay time tCSHIGH CS high time between two consecutive byte transfer tCSHOLD CS hold time Table 15. SPI write AC Timing Min 4 1 Typ 1/2 1/2 - Max 10 10 - Unit SYSCLK TSPICLK TSPICLK nsec nsec TSPICLK TSPICLK 1 SPI Write AC Timing www.irf.com 22 © 2007 International Rectifier IRMCK343 7.8.2 SPI Read AC Timing Figure 14 Unless specified, Ta = 25˚C. Symbol Parameter TSPICLK SPI clock period tSPICLKHT SPI clock high time tSPICLKLT SPI clock low time tCSRD CS to data delay time tRDSU SPI read data setup time tRDHOLD SPI read data hold time tCSHIGH CS high time between two consecutive byte transfer tCSHOLD CS hold time Table 16. SPI read AC Timing Min 4 10 10 1 Typ 1/2 1/2 - Max 10 - Unit SYSCLK TSPICLK TSPICLK nsec nsec nsec TSPICLK TSPICLK 1 SPI Read AC Timing www.irf.com 23 © 2007 International Rectifier IRMCK343 7.9 UART AC Timing TBAUD TXD Start Bit RXD Data and Parity Bit Stop Bit TUARTFIL Figure 15 UART AC Timing Unless specified, Ta = 25˚C. Symbol Parameter Min Typ TBAUD Baud Rate Period 57600 TUARTFIL UART sampling filter 1/16 period (1) Table 17. UART AC Timing Max - Unit bit/sec TBAUD Note: (1) Each bit including start and stop bit is sampled three times at center of a bit at an interval of 1/16 TBAUD. If three sampled values do not agree, then UART noise error is generated. www.irf.com 24 © 2007 International Rectifier IRMCK343 7.10 CAPTURE Input AC Timing Figure 16 CAPTURE Input AC Timing Unless specified, Ta = 25˚C. Symbol Parameter Min Typ Max TCAPCLK CAPTURE input period 8 tCAPHIGH CAPTURE input high 4 time tCAPLOW CAPTURE input low 4 time 4 tCRDELAY CAPTURE falling edge to capture register latch time 4 tCLDELAY CAPTURE rising edge to capture register latch time tINTDELAY CAPTURE input 4 interrupt latency time Table 18. CAPTURE AC Timing Unit SYSCLK SYSCLK SYSCLK SYSCLK SYSCLK SYSCLK www.irf.com 25 © 2007 International Rectifier IRMCK343 7.11 JTAG AC Timing TJCLK TCK tJHIGH tJLOW tCO TDO tJSETUP tJHOLD TDI/TMS Figure 17 Unless specified, Ta = 25˚C. Symbol Parameter TJCLK TCK Period tJHIGH TCK High Period tJLOW TCK Low Period tCO TCK to TDO propagation delay time tJSETUP TDI/TMS setup time tJHOLD TDI/TMS hold time Table 19. JTAG AC Timing Min 10 10 0 Typ - Max 50 5 - Unit MHz nsec nsec nsec nsec nsec 4 0 JTAG AC Timing www.irf.com 26 © 2007 International Rectifier 7.12 OTP Programming Timing Figure 18 Unless specified, Ta = 25˚C. Symbol Parameter TVPS VPP Setup Time TVPH VPP Hold Time Table 20. OTP Programming Timing Min Typ Max 10 15 OTP Programming Timing Unit nsec nsec www.irf.com . © 2007 International Rectifier IRMCK343 8 I/O Structure The following figure shows the motor PWM and digital I/O structure VDD1 (3.3V) Internal digital circuit Low true logic 6.0V PIN 100 70k 6.0V VSS Figure 19 All digital I/O and motor PWM output The following figure shows RESET and GATEKILL I/O structure. VDD1 (3.3V) RESET GATEKILL I/O 6.0V PIN 100 70k 6.0V VSS Figure 20 RESET, GATEKILL I/O www.irf.com 28 © 2007 International Rectifier IRMCK343 The following figure shows the analog input structure. AVDD Analog input 6.0V PIN 100 Analog Circuit 6.0V AVSS Figure 21 Analog input The following figure shows all analog operational amplifier output pins and AREF pin I/O structure. 1.8V Analog output 6.0V PIN Analog Circuit 6.0V AVSS Figure 22 Analog operational amplifier output and AREF I/O structure The following figure shows the VPP pin I/O structure VPP input PIN 100 Analog Circuit 8.0V VSS Figure 23 VPP programming pin www.irf.com 29 © 2007 International Rectifier IRMCK343 The following figure shows the VSS, AVSS and PLLVSS pin structure Figure 24 VSS, AVSS and PLLVSS pin structure The following figure shows the VDD1, VDD2, AVDD and PLLVDD pin structure Figure 25 VDD1, VDD2, AVDD and PLLVDD pin structure The following figure shows the XTAL0 and XTAL1 pins structure VDD1 6.0V PIN 6.0V VSS Figure 26 XTAL0/XTAL1 pins structure www.irf.com 30 © 2007 International Rectifier IRMCK343 9 Pin List Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 www.irf.com 31 Pin Name XTAL0 XTAL1 P1.0/T2 P1.1/RXD P1.2/TXD P1.3/SYNC/ SCK P1.4/CAP P1.5 P1.6 P1.7 VDD2 VSS VDD1 P2.0/NMI P2.1 P2.2 P2.3 P2.4 P2.5 P2.6/ AOPWM0 P2.7/ AOPWM1 VDD2 VSS AIN0 AVDD AVSS AIN1 CMEXT AREF IFBIFB+ Internal IC Pull-up /Pull-down Pin Type I O I/O I/O I/O I/O I/O I/O I/O I/O P P P I/O I/O I/O I/O I/O I/O I/O I/O P P I P P I O O I I Description Crystal input Crystal output Discrete programmable I/O or Timer/Counter 2 input Discrete programmable I/O or UART receive input Discrete programmable I/O or UART transmit output Discrete programmable I/O or SYNC output or SPI clock Discrete programmable I/O or Capture Timer input Discrete programmable I/O Discrete programmable I/O Discrete programmable I/O 1.8V digital power Digital common 3.3V digital power Discrete programmable I/O or Non-maskable Interrupt input Discrete programmable I/O Discrete programmable I/O Discrete programmable I/O Discrete programmable I/O Discrete programmable I/O Discrete programmable I/O or PWM 0 output Discrete programmable I/O or PWM 1 output 1.8V digital power Digital common Analog input channel 0, 0-1.2V range, needs to be pulled down to AVSS if unused 1.8V analog power Analog common Analog input channel 1, 0-1.2V range, needs to be pulled down to AVSS if unused Unbuffered 0.6V output. Capacitor needs to be connected. Analog reference voltage output (0.6V) Single shunt current sensing OP amp input (-) Single shunt current sensing OP amp input (+) © 2007 International Rectifier IRMCK343 Pin Number 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 www.irf.com 32 Pin Name IFBO VAC+ VACVACO IFPCO IFPC+ IFPCVSS VDD1 GATEKILL PWMWL PWMWH PWMVL PWMVH PWMUL PWMUH P3.0/INT2/ CS1 P5.0/ PFCGKILL PFCPWM P3.1/ AOPWM2 P3.2/INT0 VSS VDD1 SCL/ SO-SI/VPP SDA/CS0 P5.1/TMS P5.2/TDO P5.3/TDI TCK Internal IC Pull-up /Pull-down Pin Type O I I O O I I P P I Description Single shunt current sensing OP amp output AC input voltage sensing OP amp input (+) AC input voltage sensing OP amp input (-) AC input voltage sensing OP amp output PFC shunt current sensing OP amp output PFC shunt current sensing OP amp input (+) PFC shunt current sensing OP amp input (-) Digital common 3.3V digital power PWM shutdown input, 2-μsec digital filter, configurable either high or low true. PWM gate drive for phase W low side, configurable either high or low true PWM gate drive for phase W high side, configurable either high or low true PWM gate drive for phase V low side, configurable either high or low true PWM gate drive for phase V high side, configurable either high or low true PWM gate drive for phase U low side, configurable either high or low true PWM gate drive for phase U high side, configurable either high or low true Discrete programmable I/O or external interrupt 2 input or SPI chip select 1 Discrete programmable I/O or PFC PWM shutdown input, 2-μsec digital filter, configurable either high or low true. PFC PWM output Discrete programmable I/O or PWM analog output 2 Discrete programmable I/O or Interrupt 0 input Digital common 3.3V digital power I2C clock output (open drain, need pull up) or SPI data or OTP Programming I2C data (open drain, need pull up) or SPI chip select 0 Discrete programmable I/O or JTAG test mode select Discrete programmable I/O or JTAG test data output Discrete programmable I/O or JTAG test data input JTAG test clock © 2007 International Rectifier 70 kΩ Pull up 70 kΩ Pull up 70 kΩ Pull up 70 kΩ Pull up 70 kΩ Pull up 70 kΩ Pull up O O O O O O I/O I/O O I/O I/O P P I/O P I/O I/O I/O I/O I IRMCK343 Pin Number 61 62 63 64 Pin Name TSTMOD RESET PLLVDD PLLVSS Internal IC Pull-up /Pull-down 58 kΩ pull down Pin Type I Description Test mode. Must be tied to VSS. Factory use only I/O Reset, low true, Schmitt trigger input P 1.8V PLL power P PLL ground Table 21. Pin List www.irf.com 33 © 2007 International Rectifier IRMCK343 10 Package Dimensions www.irf.com 34 © 2007 International Rectifier IRMCK343 11 Part Marking Information 12 Order Information Lead-Free Part in 64-lead QFP Moisture Sensitivity Rating – MSL3 Part number IRMCK343TR IRMCK343TY Order quantities 1500 parts on tape and reel in dry pack 1600 parts on trays (160 parts per tray) in dry pack The LQFP-64 is MSL3 qualified This product has been designed and qualified for the industrial level Qualification standards can be found at www.irf.com IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 252-7105 Data and specifications subject to change without notice. 12/25/2007 www.irf.com 35 © 2007 International Rectifier