TECHNICAL DATA
KK74LV174
Hex D-type flip-flop with reset; positive edge-trigger
The 74LV174 is a low–voltage Si–gate CMOS device and is pin and function compatible with the 74HC/HCT174. The 74LV174 has six edge–triggered D–type flip–flops with individual D inputs and Q outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip–flops simultaneously. The register is fully edge–triggered. The state of each D input, one set–up time prior to the LOW–to–HIGH clock transition, is transferred to the corresponding output of the flip–flop. A LOW level on the MR input forces all outputs LOW, independently of clock or data inputs. The device is useful for applications requiring true outputs only and clock and master reset inputs that are common to all storage elements. • Output voltage levels are compatible with input levels of CMOS, NMOS and TTL ICS • Supply voltage range: 1.2 to 5.5 V • Low input current: 1.0 µА; 0.1 µА at Т = 25 °С • Output current: 6 mA at Vcc = 3.0 V; 12 mA at Vcc = 4.5 V • High Noise Immunity Characteristic of CMOS Devices ORDERING INFORMATION KK74LV174N Plastic KK74LV174D SOIC TA = -40° to 125° C for all packages
PIN ASSIGNMENT
MR Q0 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 V CC Q5 D5 D4 Q4 D3 Q3 CP
LOGIC DIAGRAM
D0 D1 Q1 D2 Q2 GND
FUNCTION TABLE
CP
Inputs MR CP X Dn X H L L X X
Outputs Qn L H L no change no change
MR
L H PIN 16=VCC PIN 08 = GND H H H
H= high level L = low level X = don’t care
1
KK74LV174
MAXIMUM RATINGS*
Symbol VCC IIK * IO * ICC IGND PD
1 2
Parameter DC supply voltage Input diode current Output diode current Output source or sink current VCC current GND current Power dissipation per package: * Plastic DIP SO Storage Temperature Lead Temperature, 1.5 mm (Plastic DIP Package), 0.3 mm (SO Package) from Case for 4 Seconds
4
Value -0.5 to +5.0 ±20 ±50 ±25 ±50 ±50 750 500 -65 to +150 260
Unit V mA mA mA mA mA mW
IOK *
3
Tstg TL
*
°C °C
Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. *1 VI < -0.5 V or VI > VCC + 0.5 V *2 VO < -0.5 V or VO > VCC + 0.5 V *3 -0.5 V < VO < VCC + 0.5 V *4 Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C SO Package: : - 8 mW/°C from 70° to 125°C
RECOMMENDED OPERATING CONDITIONS
Symbol VCC VIN VOUT TA tr, tf DC Supply Voltage DC Input Voltage DC Output Voltage Operating Temperature, All Package Types Input Rise and Fall Time (Figure 1) 1.0 В ≤VCC
很抱歉,暂时无法提供与“KK74LV174N”相匹配的价格&库存,您可以联系我们找货
免费人工找货