ISPLSI1032-60LTI

ispLSI® 1032 Device Datasheet September 2010 All Devices Discontinued! Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet. The original datasheet pages have not been modified and do not reflect those changes. Please refer to the table below for reference PCN and current product status. Product Line ispLSI 1032 Ordering Part Number ispLSI 1032-60LT ispLSI 1032-80LT ispLSI 1032-90LT ispLSI 1032-60LTI ispLSI 1032-60LJ ispLSI 1032-80LJ ispLSI 1032-90LJ ispLSI 1032-60LJI ispLSI 1016-60LH/883 5962-9476201MXC Product Status Discontinued Reference PCN PCN#13-10 PCN#05A-10 5555 N.E. Moore Ct.  Hillsboro, Oregon 97124-6421  Phone (503) 268-8000  FAX (503) 268-8347 Internet: http://www.latticesemi.com ® ispLSI 1032 In-System Programmable High Density PLD Features Functional Block Diagram • HIGH-DENSITY PROGRAMMABLE LOGIC — High Speed Global Interconnect — 6000 PLD Gates — 64 I/O Pins, Eight Dedicated Inputs — 192 Registers — Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc. — Small Logic Block Size for Fast Random Logic — Security Cell Prevents Unauthorized Copying • HIGH PERFORMANCE E2CMOS® TECHNOLOGY — fmax = 90 MHz Maximum Operating Frequency — fmax = 60 MHz for Industrial and Military/883 Devices — tpd = 12 ns Propagation Delay — TTL Compatible Inputs and Outputs — Electrically Erasable and Reprogrammable — Non-Volatile E2CMOS Technology — 100% Tested • IN-SYSTEM PROGRAMMABLE — In-System Programmable™ (ISP™) 5-Volt Only — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality — Reprogram Soldered Devices for Faster Prototyping • COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS — Complete Programmable Device Can Combine Glue Logic and Structured Designs — Four Dedicated Clock Input Pins — Synchronous and Asynchronous Clocks — Flexible Pin Placement — Optimized Global Routing Pool Provides Global Interconnectivity Output Routing Pool D7 D6 D5 D4 D3 D2 D1 D0 C7 A2 Logic A3 Array D Q C6 D Q C5 D Q GLB C4 C3 A4 D Q A5 C2 A6 C1 A7 Global Routing Pool (GRP) Output Routing Pool Output Routing Pool A D LL IS C DE O N VIC TI N ES U ED A0 A1 C0 B0 B1 B2 B3 B4 B5 B6 B7 CLK Output Routing Pool Description The ispLSI 1032 is a High-Density Programmable Logic Device containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1032 features 5-Volt in-system programming and in-system diagnostic capabilities. It is the first device which offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems. The basic unit of logic on the ispLSI 1032 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. D7 (see figure 1). There are a total of 32 GLBs in the ispLSI 1032 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device. Copyright © 2002 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com 1032_08 1 January 2002 Specifications ispLSI 1032 Functional Block Diagram Figure 1. ispLSI 1032 Functional Block Diagram I/O I/O I/O I/O 63 62 61 60 I/O I/O I/O I/O 59 58 57 56 I/O I/O I/O I/O 55 54 53 52 I/O I/O I/O I/O 51 50 49 48 IN IN 7 6 RESET Input Bus Generic Logic Blocks (GLBs) Output Routing Pool (ORP) D6 D5 D4 D3 D2 D1 IN 5 IN 4 D0 A D LL IS C DE O N VIC TI N ES U ED D7 I/O 47 I/O 46 I/O 45 C7 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15 C5 A2 C4 Global Routing Pool (GRP) A3 C3 A4 C2 A5 I/O 44 I/O 43 lnput Bus Output Routing Pool (ORP) I/O 8 C6 A1 Input Bus I/O 4 I/O 5 I/O 6 I/O 7 A0 Output Routing Pool (ORP) I/O 0 I/O 1 I/O 2 I/O 3 C1 A6 I/O 42 I/O 41 I/O 40 I/O 39 I/O 38 I/O 37 I/O 36 I/O 35 I/O 34 I/O 33 I/O 32 C0 A7 SDI/IN 0 MODE/IN 1 B0 B1 B2 B3 B4 B5 B6 B7 Clock Distribution Network Output Routing Pool (ORP) Megablock CLK 0 CLK 1 CLK 2 IOCLK 0 IOCLK 1 Input Bus ispEN SDO/IN 2 SCLK/IN 3 I/O I/O I/O I/O 16 17 18 19 I/O I/O I/O I/O 20 21 22 23 I/O I/O I/O I/O 24 25 26 27 I/O I/O I/O I/O 28 29 30 31 Y Y Y Y 0 1 2 3 0139(1)-32-isp The device also has 64 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew. Clocks in the ispLSI 1032 device are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (C0 on the ispLSI 1032 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device. Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The I/O cells within the Megablock also share a common Output Enable (OE) signal. The ispLSI 1032 device contains four of these Megablocks. 2 Specifications ispLSI 1032 Absolute Maximum Ratings 1 Supply Voltage Vcc .................................. -0.5 to +7.0V Input Voltage Applied ........................ -2.5 to VCC +1.0V Off-State Output Voltage Applied ..... -2.5 to VCC +1.0V Storage Temperature ................................ -65 to 150°C Case Temp. with Power Applied .............. -55 to 125°C A D LL IS C DE O N VIC TI N ES U ED Max. Junction Temp. (TJ) with Power Applied ... 150°C 1. Stresses above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications). DC Recommended Operating Conditions SYMBOL VCC PARAMETER MAX. UNITS Commercial TA = 0°C to +70°C 4.75 5.25 Industrial TA = -40°C to +85°C 4.5 5.5 Military/883 TC = -55°C to +125°C 4.5 5.5 Input Low Voltage 0 0.8 V Input High Voltage 2.0 Vcc + 1 V Supply Voltage VIL VIH MIN. V Table 2- 0005Aisp w/mil.eps Capacitance (TA=25oC, f=1.0 MHz) SYMBOL C1 C2 1 MAXIMUM PARAMETER Dedicated Input Capacitance UNITS TEST CONDITIONS Commercial/Industrial 8 pf VCC=5.0V, VIN=2.0V Military 10 pf VCC=5.0V, VIN=2.0V 10 pf VCC=5.0V, VI/O, VY=2.0V I/O and Clock Capacitance 1. Guaranteed but not 100% tested. Table 2- 0006 Data Retention Specifications PARAMETER MINIMUM MAXIMUM 20 — Years 10000 — Cycles Data Retention Erase/Reprogram Cycles UNITS Table 2- 0008B 3 Specifications ispLSI 1032 Switching Test Conditions Input Pulse Levels Figure 2. Test Load GND to 3.0V Input Rise and Fall Time ≤ 3ns 10% to 90% Input Timing Reference Levels 1.5V Output Timing Reference Levels 1.5V Output Load + 5V R1 See figure 2 Device Output Test Point A D LL IS C DE O N VIC TI N ES U ED 3-state levels are measured 0.5V from steady-state active level. Table 2- 0003 CL* R2 Output Load Conditions (see figure 2) *CL includes Test Fixture and Probe Capacitance. Test Condition R1 R2 CL 470Ω 390Ω 35pF Active High ∞ 390Ω 35pF Active Low 470Ω 390Ω 35pF Active High to Z at VOH - 0.5V ∞ 390Ω 5pF Active Low to Z 470Ω 390Ω 5pF A B C at VOL + 0.5V DC Electrical Characteristics Over Recommended Operating Conditions SYMBOL 1. 2. 3. 4. PARAMETER CONDITION MIN. TYP.3 MAX. 0.4 V VOL VOH IIL IIH IIL-isp IIL-PU IOS1 Output Low Voltage IOL =8 mA – – Output High Voltage IOH =-4 mA ICC2,4 UNITS 2.4 – – V Input or I/O Low Leakage Current 0V ≤ VIN ≤ VIL (MAX.) – – -10 μA Input or I/O High Leakage Current 3.5V ≤ VIN ≤ VCC – – 10 μA isp Input Low Leakage Current 0V ≤ VIN ≤ VIL (MAX.) – – -150 μA I/O Active Pull-Up Current 0V ≤ VIN ≤ VIL – – -150 μA Output Short Circuit Current VCC = 5V, VOUT = 0.5V – – -200 mA Operating Power Supply Current VIL = 0.5V, VIH = 3.0V Commercial – 130 190 mA fTOGGLE = 1 MHz – 135 220 mA Industrial/Military Table 2- 0007A-32-isp One output at a time for a maximum duration of one second. Measured using eight 16-bit counters. Typical values are at VCC = 5V and TA = 25oC. Maximum ICC varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this datasheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum ICC. 4 Specifications ispLSI 1032 External Timing Parameters Over Recommended Operating Conditions 5 2 PARAMETER TEST # COND. -80 -60 UNITS MIN. MAX. MIN. MAX. MIN. MAX. A 1 Data Propagation Delay, 4PT bypass, ORP bypass A 2 A 3 – 4 – 20 20 – 25 ns – 60 – MHz 50 – 38 – MHz – 100 – 83 – MHz – 12 – 15 Data Propagation Delay, Worst Case Path – Clock Frequency with Internal Feedback3 90.9 17 – – 80 Clock Frequency with External Feedback (tsu2 1+ tco1) 58.8 – 125 ns A D LL IS C DE O N VIC TI N ES U ED tpd1 tpd2 fmax (Int.) fmax (Ext.) fmax (Tog.) tsu1 tco1 th1 tsu2 tco2 th2 tr1 trw1 ten tdis twh twl tsu5 th5 -90 DESCRIPTION1 1. 2. 3. 4. 5. – 5 Clock Frequency, Max Toggle 4 – 6 GLB Reg. Setup Time before Clock, 4PT bypass 6 – 7 – 9 – ns A 7 GLB Reg. Clock to Output Delay, ORP bypass – 8 – 10 – 13 ns – 8 GLB Reg. Hold Time after Clock, 4 PT bypass 0 – 0 – 0 – ns – 9 GLB Reg. Setup Time before Clock 9 – 10 – 13 – ns – 10 GLB Reg. Clock to Output Delay – 10 – 12 – 16 ns – 11 GLB Reg. Hold Time after Clock 0 – 0 – 0 – ns A 12 Ext. Reset Pin to Output Delay – 15 – 17 – 22.5 ns – 13 Ext. Reset Pulse Duration 10 – 10 – 13 – ns B 14 Input to Output Enable – 15 – 18 – 24 ns C 15 Input to Output Disable – 15 – 18 – 24 ns – 16 Ext. Sync. Clock Pulse Duration, High 4 – 5 – 6 – ns – 17 Ext. Sync. Clock Pulse Duration, Low 4 – 5 – 6 – ns – 18 I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3) 2 – 2 – 2.5 – ns – 19 I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3) 6.5 – 6.5 – 8.5 – ns Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock. Refer to Timing Model in this data sheet for further details. Standard 16-Bit counter using GRP feedback. fmax (Toggle) may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%. Reference Switching Test Conditions section. 5 Table 2-0030-32/90,80,60C Specifications ispLSI 1032 Internal Timing Parameters1 PARAMETER -90 DESCRIPTION -80 -60 MIN. MAX. MIN. MAX. MIN. MAX. 20 I/O Register Bypass 21 I/O Latch Delay 22 I/O Register Setup Time before Clock – 2.0 2.4 – – 5.5 – 1.6 – 4.8 UNITS – 2.7 ns 3.0 – 4.0 ns – 7.3 – ns A D LL IS C DE O N VIC TI N ES U ED Inputs tiobp tiolat tiosu tioh tioco tior tdin 2 # GRP tgrp1 tgrp4 tgrp8 tgrp12 tgrp16 tgrp32 GLB t4ptbp t1ptxor t20ptxor txoradj tgbp tgsu tgh tgco tgr tptre tptoe tptck ORP torp torpbp 2.1 – 1.0 – 1.3 – ns I/O Register Clock to Out Delay – 2.4 – 3.0 – 4.0 ns 25 I/O Register Reset to Out Delay – 2.8 – 2.5 – 3.3 ns 26 Dedicated Input Delay – 3.2 – 4.0 – 5.3 ns 27 GRP Delay, 1 GLB Load – 1.2 – 1.5 – 2.0 ns 28 GRP Delay, 4 GLB Loads – 1.6 – 2.0 – 2.7 ns 29 GRP Delay, 8 GLB Loads – 2.4 – 3.0 – 4.0 ns 30 GRP Delay, 12 GLB Loads – 3.0 – 3.8 – 5.0 ns 31 GRP Delay, 16 GLB Loads – 3.6 – 4.5 – 6.0 ns 32 GRP Delay, 32 GLB Loads – 6.4 – 8.0 – 10.6 ns 33 4 Product Term Bypass Path Delay – 5.2 – 6.5 – 8.6 ns 34 1 Product Term/XOR Path Delay – 5.7 – 7.0 – 9.3 ns 35 20 Product Term/XOR Path Delay – 7.0 – 8.0 – 10.6 ns – 8.2 – 9.5 – 12.7 ns 23 I/O Register Hold Time after Clock 24 Delay3 36 XOR Adjacent Path 37 GLB Register Bypass Delay – 0.8 – 1.0 – 1.3 ns 38 GLB Register Setup Time before Clock 1.2 – 1.0 – 1.3 – ns 39 GLB Register Hold Time after Clock 3.6 – 4.5 – 6.0 – ns 40 GLB Register Clock to Output Delay – 1.6 – 2.0 – 2.7 ns 41 GLB Register Reset to Output Delay – 2.0 – 2.5 – 3.3 ns 42 GLB Product Term Reset to Register Delay – 8.0 – 10.0 – 13.3 ns 43 GLB Product Term Output Enable to I/O Cell Delay – 7.8 – 9.0 – 12.0 ns 44 GLB Product Term Clock Delay 2.8 6.0 3.5 7.5 4.6 9.9 ns 45 ORP Delay – 2.4 – 2.5 – 3.3 ns 46 ORP Bypass Delay – 0.4 – 0.5 – 0.7 ns 1. Internal Timing Parameters are not tested and are for reference only. 2. Refer to Timing Model in this data sheet for further details. 3. The XOR adjacent path can only be used by hard macros. 6 Specifications ispLSI 1032 Internal Timing Parameters1 PARAMETER -90 DESCRIPTION -80 -60 MIN. MAX. MIN. MAX. MIN. MAX. UNITS 47 Output Buffer Delay – 2.4 – 3.0 – 4.0 ns 48 I/O Cell OE to Output Enabled – 4.0 – 5.0 – 6.7 ns 49 I/O Cell OE to Output Disabled – 4.0 – 5.0 – 6.7 ns A D LL IS C DE O N VIC TI N ES U ED Outputs tob toen todis 2 # Clocks tgy0 tgy1/2 tgcp tioy2/3 tiocp 50 Clock Delay, Y0 to Global GLB Clock Line (Ref. clock) 3.6 3.6 4.5 4.5 6.0 6.0 ns 51 Clock Delay, Y1 or Y2 to Global GLB Clock Line 2.8 4.4 3.5 5.5 4.6 7.3 ns 52 Clock Delay, Clock GLB to Global GLB Clock Line 0.8 4.0 1.0 5.0 1.3 6.6 ns 53 Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line 2.8 4.4 3.5 5.5 4.6 7.3 ns 54 Clock Delay, Clock GLB to I/O Cell Global Clock Line 0.8 4.0 1.0 5.0 1.3 6.6 ns – 8.2 – 9.0 – 12.0 ns Global Reset tgr 55 Global Reset to GLB and I/O Registers 1. Internal Timing Parameters are not tested and are for reference only. 2. Refer to Timing Model in this data sheet for further details. 7 Specifications ispLSI 1032 ispLSI 1032 Timing Model I/O Cell GRP GLB ORP I/O Cell Feedback Ded. In I/O Pin (Input) 4 PT Bypass GLB Reg Bypass ORP Bypass #20 #28 #33 #37 #46 Input D Register Q RST #21 - 25 GRP Loading Delay #27, 29, 30, 31, 32 20 PT XOR Delays GLB Reg Delay ORP Delay GRP 4 #34, 35, 36 D Q #47 I/O Pin (Output) #48, 49 #45 A D LL IS C DE O N VIC TI N ES U ED #55 #26 I/O Reg Bypass #55 Reset Clock Distribution Y1,2,3 RST #51, 52, 53, 54 #38, 39, 40, 41 Control RE PTs OE #42, 43, CK 44 #50 Y0 Derivations of tsu, th and tco from the Product Term Clock1 tsu = Logic + Reg su - Clock (min) = (tiobp + tgrp4 + t20ptxor) + (tgsu) - (tiobp + tgrp4 + tptck(min)) = (#20 + #28 + #35) + (#38) - (#20 + #28 + #44) 5.5 ns = (2.0 + 2.0 + 8.0) + (1.0) - (2.0 + 2.0 + 3.5) th = Clock (max) + Reg h - Logic = (tiobp + tgrp4 + tptck(max)) + (tgh) - (tiobp + tgrp4 + t20ptxor) = (#20 + #28 + #44) + (#39) - (#20 + #28 + #35) 4.0 ns = (2.0 + 2.0 + 7.5) + (4.5) - (2.0 + 2.0 + 8.0) tco = Clock (max) + Reg co + Output = (tiobp + tgrp4 + tptck(max)) + (tgco) + (torp + tob) = (#20 + #28 + #44) + (#40) + (#45 + #47) 19.0 ns = (2.0+ 2.0 +7.5) + (2.0) + (2.5 + 3.0) Derivations of tsu, th and tco from the Clock GLB1 tsu = Logic + Reg su - Clock (min) = (tiobp + tgrp4 + t20ptxor) + (tgsu) - (tgy0(min) + tgco + tgcp(min)) = (#20 + #28 + #35) + (#38) - (#50 + #40 + #52) 5.5 ns = (2.0 + 2.0 + 8.0) + (1.0) - (4.5 + 2.0 + 1.0) th = Clock (max) + Reg h - Logic = (tgy0(max) + tgco + tgcp(max)) + (tgh) - (tiobp + tgrp4 + t20ptxor) = (#50 + #40 + #52) + (#39) - (#20 + #28 + #35) 4.0 ns = (4.5 + 2.0 + 5.0) + (4.5) - (2.0 + 2.0 + 8.0) tco = Clock (max) + Reg co + Output = (tgy0(max) + tgco + tgcp(max)) + (tgco) + (torp + tob) = (#50 + #40 + #52) + (#40) + (#45 + #47) 19.0 ns = (4.5 + 2.0 + 5.0) + (2.0) + (2.5 + 3.0) 1. Calculations are based upon timing specifications for the ispLSI 1032-80. 8 Specifications ispLSI 1032 Maximum GRP Delay vs GLB Loads ispLSI 1032-60 6 ispLSI 1032-80 4 ispLSI 1032-90 3 2 A D LL IS C DE O N VIC TI N ES U ED GRP Delay (ns) 5 1 0 4 8 GLB Loads 12 16 0126A-80-32-isp Power Consumption Power consumption in the ispLSI 1032 device depends on two primary factors: the speed at which the device is operating, and the number of Product Terms used. Fig- ure 3 shows the relationship between power and operating speed. Figure 3. Typical Device Power Consumption vs fmax ICC (mA) 250 ispLSI 1032 200 150 100 50 0 10 20 30 40 50 60 70 80 fmax (MHz) Notes: Configuration of eight 16-bit Counters Typical Current at 5V, 25ßC ICC can be estimated for the ispLSI 1032 using the following equation: ICC = 52 + (# of PTs * 0.30) + (# of nets * Max. freq * 0.009) where: # of PTs = Number of Product Terms used in design # of nets = Number of Signals used in device Max. freq = Highest Clock Frequency to the device The ICC estimate is based on typical conditions (VCC = 5.0V, room temperature) and an assumption of 2 GLB loads on average exists. These values are for estimates only. Since the value of ICC is sensitive to operating conditions and the program in the device, the actual ICC should be verified. 0127A-32-80-isp 9 Specifications ispLSI 1032 Pin Description Name PLCC Pin Numbers Description 26, 30, 34, 38, 45, 49, 53, 57, 68, 72, 76, 80, 3, 7, 11, 15, 27, 31, 35, 39, 46, 50, 54, 58, 69, 73, 77, 81, 4, 8, 12, 16, 28, 32, 36, 40, 47, 51, 55, 59, 70, 74, 78, 82, 5, 9, 13, 17, 29, 33, 37, 41, 48, 52, 56, 60, 71, 75, 79, 83, 6, 10, 14, 18 Input/Output Pins - These are the general purpose I/O pins used by the logic array. IN 4 - IN 7 67, 84, 2, 19 Dedicated input pins to the device. ispEN 23 SDI/IN 01 25 MODE/IN 11 42 SDO/IN 21 44 SCLK/IN 31 61 RESET 24 Y0 20 Y1 66 Y2 63 Y3 62 GND VCC 1, 21, A D LL IS C DE O N VIC TI N ES U ED I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63 Input —Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active. Input —This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the isp state machine. Input —This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as a pin to control the operation of the isp state machine. Input/Output —This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as an output pin to read serial shift register data. Input —This pin performs two functions. It is a dedicated input when ispEN is logic high. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device. Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device. Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device. Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device. Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device. 22, 65 43, 64 Ground (GND) VCC 1. Pins have dual function capability 10 Specifications ispLSI 1032 Pin Description Name Description TQFP Pin Numbers 17, 21, 29, 33, 40, 44, 48, 56, 67, 71, 79, 83, 90, 94, 98, 6, 66, ispEN 14 SDI/IN 01 16 MODE/IN 11 37 SDO/IN 21 39 SCLK/IN 3 1 60 NC2 1, 26, 51, 76, RESET 15 Y0 11 Y1 65 Y2 62 Y3 61 GND VCC 13, 12, 18, 22, 30, 34, 41, 45, 53, 57, 68, 72, 80, 84, 91, 95, 3, 7, 87, 19, 23, 31, 35, 42, 46, 54, 58, 69, 73, 81, 85, 92, 96, 4, 8, 89, 20, 28, 32, 36, 43, 47, 55, 59, 70, 78, 82, 86, 93, 97, 5, 9 10 Input/Output Pins - These are the general purpose I/O pins used by the logic array. A D LL IS C DE O N VIC TI N ES U ED I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63 IN 4 - IN 7 2, 27, 52, 77, 38, 64 24, 49, 74, 99, 63, 25, 50, 75 100 88 Dedicated input pins to the device. Input —Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active. Input —This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the isp state machine. Input —This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as a pin to control the operation of the isp state machine. Input/Output —This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as an output pin to read serial shift register data. Input —This pin performs two functions. It is a dedicated input when ispEN is logic high. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. No Connect Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device. Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device. Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device. Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device. Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device. Ground (GND) VCC 1. Pins have dual function capability 2. NC pins are not to be connected to any active signals, Vcc or GND. 11 Specifications ispLSI 1032 Pin Description Name CPGA Pin Numbers F1, K1, K3, L4, L7, K8, L11, J11, E9, B11, B9, A8, A5, B4, A1, C1, H1, J2, L2, J5, K7, L9, K10, H10, D11, C10, A10, B6, B5, A3, B2, D2, IN 4 - IN 7 E10, C7, ispEN G3 SDI/IN 01 G2 MODE/IN 11 K6 SDO/IN 21 J7 SCLK/IN 31 G10 RESET G1 Y0 E1 Y1 E11 Y2 G9 Y3 G11 NC2 G3 GND C6, F2, H2, L1, L3, K5, L6, L10, J10, H11, D10, A11, A9, B7, C5, A2, C2, D1, J1, K2, K4, L5, L8, K9, K11, F10, C11, B10, B8, A7, A4, B3, B1, E3 Input/Output Pins - These are the general purpose I/O pins used by the logic array. A6, E2 Dedicated input pins to the device. A D LL IS C DE O N VIC TI N ES U ED I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63 Description VCC Input – Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active. Input – This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the isp state machine. Input – This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as a pin to control the operation of the isp state machine. Input/Output – This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as an output pin to read serial shift register data. Input – This pin performs two functions. It is a dedicated input when ispEN is logic high. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device. Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device. Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device. Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device. Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device. No Connect F3, F11 F9, J6 Ground (GND) VCC 1. Pins have dual function capability. 2. NC pins are not to be connected to any active signals, Vcc or GND. 12 Table 2-0002-32/883 Specifications ispLSI 1032 Pin Configuration I/O 40 I/O 39 I/O 41 I/O 42 I/O 43 I/O 45 I/O 44 I/O 46 IN 5 I/O 47 I/O 48 IN 6 GND I/O 49 I/O 50 I/O 51 I/O 52 I/O 53 I/O 55 I/O 54 I/O 56 ispLSI 1032 84-Pin PLCC Pinout Diagram 11 10 9 8 7 6 5 4 3 2 1 84 83 82 81 80 79 78 77 76 75 12 74 I/O 38 I/O 58 I/O 59 13 73 14 72 I/O 37 I/O 36 I/O 60 15 71 I/O 35 I/O 61 16 70 I/O 34 I/O 62 I/O 63 17 69 18 68 I/O 33 I/O 32 IN 7 19 67 IN 4 Y0 VCC GND 20 66 21 65 Y1 VCC GND ispEN RESET 23 24 62 Y2 Y3 *SDI/IN 0 25 61 IN 3/SCLK* I/O 0 I/O 1 26 60 27 59 I/O 31 I/O 30 I/O 2 28 58 I/O 29 I/O 3 29 57 I/O 28 I/O 4 I/O 5 I/O 6 30 56 31 55 32 54 I/O 27 I/O 26 I/O 25 A D LL IS C DE O N VIC TI N ES U ED I/O 57 ispLSI 1032 22 64 Top View 63 I/O 22 I/O 23 I/O 24 I/O 21 I/O 20 I/O 18 I/O 19 I/O 17 I/O 16 *SDO/IN 2 I/O 15 *MODE/IN 1 GND I/O 14 I/O 12 I/O 13 I/O 11 I/O 10 I/O 8 I/O 9 I/O 7 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 *Pins have dual function capability. 0123-32-isp 13 Specifications ispLSI 1032 Pin Configuration A D LL IS C DE O N VIC TI N ES U ED 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 NC1 NC1 I/O 56 I/O 55 I/O 54 I/O 53 I/O 52 I/O 51 I/O 50 I/O 49 I/O 48 IN 6 GND IN 5 I/O 47 I/O 46 I/O 45 I/O 44 I/O 43 I/O 42 I/O 41 I/O 40 I/O 39 NC1 NC1 ispLSI 1032 100-pin TQFP Pinout Diagram ispLSI 1032 Top View 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 NC1 NC1 I/O 38 I/O 37 I/O 36 I/O 35 I/O 34 I/O 33 I/O 32 IN 4 Y1 VCC GND Y2 Y3 IN 3/SCLK2 I/O 31 I/O 30 I/O 29 I/O 28 I/O 27 I/O 26 I/O 25 NC1 NC1 1NC 1NC I/O 7 I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15 2MODE/IN1 GND 2SDO/IN 2 I/O 16 I/O 17 I/O 18 I/O 19 I/O 20 I/O 21 I/O 22 I/O 23 I/O 24 1NC 1NC 1NC 1NC I/O 57 I/O 58 I/O 59 I/O 60 I/O 61 I/O 62 I/O 63 IN 7 Y0 VCC GND ispEN RESET 2SDI/IN 0 I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 1NC 1NC 1. NC pins are not to be connected to any active signal, Vcc or GND. 2. Pins have dual function capability. 0766A-32-isp 14 Specifications ispLSI 1032 Pin Configuration ispLSI 1032/883 84-Pin CPGA Pinout Diagram PIN A1 10 9 8 7 6 5 4 3 2 1 I/O38 I/O41 I/O42 I/O44 I/O47 IN6 I/O48 I/O51 I/O53 I/O54 I/O56 A I/O36 I/O39 I/O40 I/O43 I/O46 I/O45 I/O49 I/O52 I/O55 I/O57 I/O59 B A D LL IS C DE O N VIC TI N ES U ED 11 I/O35 I/O37 IN5 I/O33 I/O34 Y1 IN4 I/O32 Vcc I/O31 GND GND I/O50 I/O58 I/O60 C I/O61 I/O62 D I/O63 IN7 Y0 E GND Vcc I/O0 F ispEN *SDI/ IN0 RESET G I/O2 I/O1 H I/O5 I/O3 J INDEX ispLSI 1032/883 Bottom View Y3 *SCLK/ IN3 I/O30 I/O29 I/O28 I/O26 I/O27 I/O25 I/O23 I/O24 I/O22 I/O21 Y2 *SDO/ IN2 GND I/O13 I/O20 I/O17 *MODE/ IN1 I/O14 I/O11 I/O8 I/O7 I/O4 K I/O19 I/O16 I/O18 I/O15 I/O12 I/O10 I/O9 I/O6 L *Pins have dual function capability. 0488A-32-isp/883 15 Specifications ispLSI 1032 Part Number Description ispLSI 1032 — XX X X X Device Family Grade Blank = Commercial I = Industrial /883 = 883 Military Process Device Number Package J = PLCC T = TQFP G = CPGA Power L = Low A D LL IS C DE O N VIC TI N ES U ED Speed 90 = 90 MHz fmax 80 = 80 MHz fmax 60 = 60 MHz fmax 0212-80B-isp1032 Ordering Information COMMERCIAL Family ispLSI fmax (MHz) tpd (ns) Ordering Number Package 90 12 ispLSI 1032-90LJ 84-Pin PLCC 90 12 ispLSI 1032-90LT 100-Pin TQFP 80 15 ispLSI 1032-80LJ 84-Pin PLCC 80 15 ispLSI 1032-80LT 100-Pin TQFP 60 20 ispLSI 1032-60LJ 84-Pin PLCC 60 20 ispLSI 1032-60LT 100-Pin TQFP INDUSTRIAL Family ispLSI fmax (MHz) tpd (ns) Ordering Number Package 60 20 ispLSI 1032-60LJI 84-Pin PLCC 60 20 ispLSI 1032-60LTI 100-Pin TQFP MILITARY/883 Family ispLSI fmax (MHz) tpd (ns) 60 20 Ordering Number SMD Number Package ispLSI 1032-60LG/883 5962-9308501MXC 84-Pin CPGA Note: Lattice Semiconductor recognizes the trend in military device procurement towards using SMD compliant devices, as such, ordering by this number is recommended. 16 Table 2- 0041A-32-isp