ORT42G5-3BM484C

ORCA® ORT42G5 and ORT82G5 0.6 to 3.7 Gbps XAUI and FC FPSCs July 2008 Data Sheet DS1027 Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip (SoC) architecture, the ORT42G5 and ORT82G5 are made up of SERDES transceivers containing four and eight channels respectively. Each channel operates at up to 3.7 Gbps across 26 inches of FR-4 backplane, with a full-duplex synchronous interface with built-in Rx Clock and Data Recovery (CDR), and transmitter preemphasis, along with more than 400K usable FPGA system gates. The CDR circuitry available from Lattice’s high-speed I/O portfolio (sysHSI™), has already been proven in numerous applications, to create interfaces for SONET/SDH, Fibre Channel, and Ethernet (GbE, 10 GbE) applications. Designers can also use these devices to drive high-speed data transfer across buses within any generic system. For example, designers can build a bridge for 10 G Ethernet: the high-speed SERDES interfaces can implement a XAUI interface with a configurable back-end interface such as XGMII. The ORT42G5 and ORT82G5 can also be used to provide a full 10 G backplane data connection and, in the case of the ORT82G5, provide both work and protection links between a line card and switch fabric. The ORT42G5 and ORT82G5 provide a clockless high-speed interface for interdevice communication on a board or across a backplane. The built-in clock recovery of the ORT42G5 and ORT82G5 allows for higher system performance, easier-to-design clock domains in a multiboard system, and fewer signals on the backplane. Network designers will benefit from the backplane transceiver as a network termination device. The device supports embedded 8b/10b encoding/decoding and link state machines for 10 G Ethernet, and Fibre Channel. The ORT82G5 is pinout compatible with a sister device, the ORSO82G5, which implements eight channels of SERDES with SONET scrambling and cell processing. The ORT42G5 is pin compatible with the ORSO42G5, which implements four channels of SERDES with SONET scrambling and cell processing. Table 1. ORCA ORT42G5 and ORT82G5 Family – Available FPGA Logic Device ORT42G5 ORT82G5 PFU Rows 36 36 PFU Columns 36 36 Total PFUs 1296 1296 FPGA Max. User I/O 204 372 LUTs 10,368 10,368 EBR Blocks2 12 12 EBR Bits2 (K) 111 111 FPGA System Gates (K)1 333-643 333-643 1. The embedded core, Embedded System Bus, FPGA interface and MPI are not included in the above gate counts. The system gate ranges are derived from the following: Minimum System Gates assumes 100% of the PFUs are used for logic only (No PFU RAM) with 40% EBR usage and two PLLs. Maximum System Gates assumes 80% of the PFUs are for logic, 20% are used for PFU RAM, with 80% EBR usage and four PLLs. 2. There are two 4K x 36 (144K bits each) RAM blocks in the embedded core which are also accessible by the FPGA logic. © 2008 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. www.latticesemi.com 1 DS1027_07.0 Lattice Semiconductor ORCA ORT42G5 and ORT82G5 Data Sheet Reference Clock Requirements .................... 37 Synthesized and Recovered Clocks ............. 37 Internal Clock Signals at the FPGA/Core Interface for the ORT42G5 ................................................. 38 Transmit and Receive Clock Rates............... 39 Transmit Clock Source Selection .................. 39 Recommended Transmit Clock Distribution for the ORT42G5 .................................... 39 Multi-Channel Alignment Clocking Strategies for the ORT42G5 ................... 41 Internal Clock Signals at the FPGA/Core Interface for the ORT82G5 ................................................. 43 Transmit and Receive Clock Rates............... 44 Transmit Clock Source Selection .................. 44 Recommended Transmit Clock Distribution for the ORT82G5 .................................... 45 Multi-Channel Alignment Clocking Strategies for the ORT82G5 ................... 47 Reset Operation ......................................................... 49 Start Up Sequence for the ORT42G5 ........... 50 Start Up Sequence for the ORT82G5 ........... 51 Test Modes ................................................................ 52 Loopback Testing.......................................... 52 High-Speed Serial Loopback at the CML Buffer Interface ....................................... 53 Parallel Loopback at the SERDES Boundary ................................................ 54 Parallel Loopback at MUX/DEMUX Boundary, Excluding SERDES ............... 55 SERDES Characterization Test Mode (ORT82G5 Only)..................................... 55 Embedded Core Block RAM ...................................... 56 Memory Maps ............................................................ 59 Definition of Register Types .......................... 59 ORT42G5 Memory Map................................ 59 ORT82G5 Memory Map................................ 67 Recommended Board-level Clocking for the ORT42G5 and ORT82G5 ................. 73 Absolute Maximum Ratings ....................................... 75 Recommended Operating Conditions ........................ 75 SERDES Electrical and Timing Characteristics ......... 75 High Speed Data Transmitter........................ 76 High Speed Data Receiver............................ 77 External Reference Clock ............................. 79 Embedded Core Timing Characteristics ....... 79 Pin Descriptions ......................................................... 80 Power Supplies for ORT42G5 AND ORT82G5.......... 85 Power Supply Descriptions ........................... 85 Recommended Power Supply Connections............................................ 85 Recommended Power Supply Filtering Scheme................................................... 85 Package Information .................................................. 87 Package Pinouts ........................................... 87 2 Table of Contents Introduction .................................................................. 1 Table of Contents......................................................... 2 Embedded Function Features...................................... 4 Programmable Features .............................................. 5 Programmable Logic System Features........................ 6 Description ................................................................... 7 What is an FPSC?........................................... 7 FPSC Overview............................................... 7 FPSC Gate Counting ...................................... 7 FPGA/Embedded Core Interface .................... 7 FPSC Design Kit ............................................. 7 FPGA Logic Overview..................................... 8 PLC Logic........................................................ 8 Programmable I/O........................................... 8 Routing............................................................ 9 System-Level Features ................................................ 9 Microprocessor Interface................................. 9 System Bus ................................................... 10 Phase-Locked Loops .................................... 10 Embedded Block RAM .................................. 10 Configuration................................................. 10 Additional Information ................................... 11 ORT42G5/ORT82G5 Overview ................................. 11 Embedded Core Overview ............................ 11 Serializer and Deserializer (SERDES) .......... 11 MUX/DEMUX Block ...................................... 12 Multi-channel Alignment FIFOs..................... 12 XAUI and Fibre Channel Link State Machines....................................................... 12 FPGA/Embedded Core Interface .................. 12 Dual Port RAMs ............................................ 13 FPSC Configuration ...................................... 13 Backplane Transceiver Core Detailed Description .... 13 8b/10b Encoding and Decoding .................... 14 Transmit Path (FPGA to Backplane) Logic ... 16 8b/10b Encoder and 1:10 Multiplexer ........... 18 CML Output Buffer ........................................ 18 Receive Path (Backplane to FPGA) Logic .... 19 Link State Machines...................................... 24 XAUI Link Synchronization Function............. 25 Multi-channel Alignment............................................. 27 ORT42G5 Multi-channel Alignment .............. 27 ORT82G5 Multi-channel Alignment .............. 28 XAUI Lane Alignment Function (Lane Deskew) ....................................... 29 Mixing Half-rate, Full-rate Modes .................. 30 Multi-channel Alignment Configuration ...................... 30 ORT42G5 Configuration ............................... 30 ORT82G5 Configuration ............................... 31 ORT42G5 Alignment Sequence.................... 32 ORT82G5 Alignment Sequence.................... 33 Reference Clocks and Internal Clock Distribution...... 37 Lattice Semiconductor Package Thermal Characteristics Summary .............................................. 114 ΘJA .............................................................. 114 ψJC .............................................................. 114 ψJC .............................................................. 115 ψJB .............................................................. 115 FPSC Maximum Junction Temperature ...... 115 Package Thermal Characteristics ............... 115 Heat Sink Vendors for BGA Packages........ 115 Package Parasitics...................................... 116 Package Outline Drawings.......................... 116 Ordering Information ................................................ 117 ORCA ORT42G5 and ORT82G5 Data Sheet 3 Lattice Semiconductor ORCA ORT42G5 and ORT82G5 Data Sheet Embedded Function Features • High-speed SERDES with programmable serial data rates over the range 0.6 to 3.7 Gbps. Operation has been demonstrated on design tolerance devices at 3.7 Gbps across 26 in. of FR-4 backplane and at 3.125 Gbps across 40 in. of FR-4 backplane across temperature and voltage specifications. • Asynchronous operation per receive channel with the receiver frequency tolerance based on one reference clock per block channels (separate PLL per channel). • Ability to select full-rate or half-rate operation per transmit or receive channel by setting the appropriate control registers. • Programmable one-half amplitude transmit mode for reduced power in chip-to-chip application. • Transmit preemphasis (programmable) for improved receive data eye opening. • 32-bit (8b/10b) or 40-bit (raw data) parallel internal bus for data processing in FPGA logic. • Provides a 10 Gbps backplane interface to switch fabric. Also supports multiple port cards at 2.5 Gbps. • 3.125 Gbps SERDES compliant with XAUI serial data specification for 10 G Ethernet applications with protection. • IEEE 802.3ae compliant XAUI transceiver. Includes embedded IEEE 802.3ae-based XAUI link state machine. • Compliant to FC-0 specification for 1 Gbps, 2Gbps, 10 Gbps (FC-XAUI) modes. Includes Fibre Channel link state machine. • High-Speed Interface (HSI) function for clock/data recovery serial backplane data transfer without external clocks. • SERDES has low-power CML buffers. Support for 1.5V/1.8V I/Os. Allows use with optical transceiver, coaxial copper media, shielded twisted pair wiring or high-speed backplanes such as FR-4. • Power down option of SERDES HSI receiver or transmitter on a per-channel basis. • Automatic lock to reference clock in the absence of valid receive data. • High-speed and low-speed loopback test modes. • Requires no external component for clock recovery and frequency synthesis. • SERDES characterization pins available to control/monitor the internal interface to one SERDES block (ORT82G5 only). • SERDES HSI automatically recovers from loss-of-clock once its reference clock returns to normal operating state. • Built-in boundary scan (IEEE ® 1149.1 and 1149.2 JTAG) for the programmable I/Os, not including the SERDES interface. • FIFOs can align incoming data either across all eight channels (ORT82G5 only), across one or two groups of four channels, or across two or four groups of two channels. Alignment is done either using comma characters or by using the /A/ character in XAUI mode. Optionally, the alignment FIFOs can be bypassed for asynchronous operation between channels. (Each channel includes its own clock and frame pulse or comma detect.) • Addition of two 4K x 36 dual-port RAMs with access to the programmable logic. • The ORT82G5 is pinout compatible to the ORCA ORSO82G5 SONET backplane driver FPSC. The ORT42G5 is pin compatible to the ORSO42G5. 4 Lattice Semiconductor ORCA ORT42G5 and ORT82G5 Data Sheet Programmable Features • High-performance programmable logic: – 0.16 µm 7-level metal technology. – Internal performance of >250 MHz. – Over 400K usable system gates. – Meets multiple I/O interface standards. – 1.5V operation (30% less power than 1.8V operation) translates to greater performance. • Traditional I/O selections: – LVTTL (3.3V) and LVCMOS (2.5V and 1.8V) I/Os. – Per pin-selectable I/O clamping diodes provide 3.3V PCI compliance. – Individually programmable drive capability: 24 mA sink/12 mA source, 12 mA sink/6 mA source, or 6 mA sink/3 mA source. – Two slew rates supported (fast and slew-limited). – Fast-capture input latch and input Flip-Flop (FF)/latch for reduced input setup time and zero hold time. – Fast open-drain drive capability. – Capability to register 3-state enable signal. – Off-chip clock drive capability. – Two-input function generator in output path. • New programmable high-speed I/O: – Single-ended: GTL, GTL+, PECL, SSTL3/2 (class I and II), HSTL (Class I, III, IV), ZBT, and DDR. – Double-ended: LVDS, bused-LVDS, and LVPECL. Programmable (on/off) internal parallel termination (100 Ω) is also supported for these I/Os. • New capability to (de)multiplex I/O signals: – New DDR on both input and output at rates up to 350 MHz (700 MHz effective rate). – New 2x and 4x downlink and uplink capability per I/O (i.e., 50 MHz internal to 200 MHz I/O). • Enhanced twin-block Programmable Function Unit (PFU): – Eight 16-bit Look-Up Tables (LUTs) per PFU. – Nine user registers per PFU, one following each LUT, and organized to allow two nibbles to act independently, plus one extra for arithmetic operations. – New register control in each PFU has two independent programmable clocks, clock enables, local SET/RESET, and data selects. – New LUT structure allows flexible combinations of LUT4, LUT5, new LUT6, 4 → 1 MUX, new 8 → 1 MUX, and ripple mode arithmetic functions in the same PFU. – 32 x 4 RAM per PFU, configurable as single- or dual-port. Create large, fast RAM/ROM blocks (128 x 8 in only eight PFUs) using the Supplemental Logic and Interconnect Cell (SLIC) decoders as bank drivers. – Soft-Wired LUTs (SWL) allow fast cascading of up to three levels of LUT logic in a single PFU through fast internal routing which reduces routing congestion and improves speed. – Flexible fast access to PFU inputs from routing. – Fast-carry logic and routing to all four adjacent PFUs for nibble-wide, byte-wide, or longer arithmetic functions, with the option to register the PFU carry-out. • Abundant high-speed buffered and nonbuffered routing resources provide 2x average speed improvements over previous architectures. • Hierarchical routing optimized for both local and global routing with dedicated routing resources. This results in faster routing times with predictable and efficient performance. • SLIC provides eight 3-statable buffers, up to a 10-bit decoder, and PAL®-like AND-OR-Invert (AOI) in each programmable logic cell. • New 200 MHz embedded block-port RAM blocks, two read ports, two write ports, and two sets of byte lane enables. Each embedded RAM block can be configured as: 5 Lattice Semiconductor – – – – – – – – – – ORCA ORT42G5 and ORT82G5 Data Sheet 1—512 x 18 (block-port, two read/two write) with optional built in arbitration. 1—256 x 36 (dual-port, one read/one write). 1—1K x 9 (dual-port, one read/one write). 2—512 x 9 (dual-port, one read/one write for each). 2 RAMS with arbitrary number of words whose sum is 512 or less by 18 (dual-port, one read/one write). Supports joining of RAM blocks. Two 16 x 8-bit content addressable memory (CAM) support. FIFO 512 x 18, 256 x 36, 1K x 9, or dual 512 x 9. Constant multiply (8 x 16 or 16 x 8). Dual variable multiply (8 x 8). • Embedded 32-bit internal system bus plus 4-bit parity interconnects FPGA logic, microprocessor interface (MPI), embedded RAM blocks, and embedded standard cell blocks with 100 MHz bus performance. Included are builtin system registers that act as the control and status center for the device. • Built-in testability: – Full boundary scan (IEEE 1149.1 and Draft 1149.2 JTAG). – Programming and readback through boundary scan port compliant to IEEE Draft 1532:D1.7. – TS_ALL testability function to 3-state all I/O pins. – New temperature-sensing diode. • Improved built-in clock management with Programmable Phase-Locked Loops (PPLLs) provide optimum clock modification and conditioning for phase, frequency, and duty cycle from 20 MHz up to 420 MHz. Multiplication of the input frequency up to 64x and division of the input frequency down to 1/64x possible. • New cycle stealing capability allows a typical 15% to 40% internal speed improvement after final place and route. This feature also enables compliance with many setup/hold and clock to out I/O specifications and may provide reduced ground bounce for output buses by allowing flexible delays of switching output buffers. • Per channel Pseudo-Random Bit Sequence (PRBS) generator and checker in FPGA logic. Programmable Logic System Features • PCI local bus compliant for FPGA I/Os. • Improved PowerPC ® 860 and PowerPC II high-speed synchronous microprocessor interface can be used for configuration, readback, device control, and device status, as well as for a general-purpose interface to the FPGA logic, RAMs, and embedded standard cell blocks. Glueless interface to synchronous PowerPC processors with user-configurable address space provided. • New embedded system bus facilitates communication among the microprocessor interface, configuration logic, Embedded Block RAM, FPGA logic, and embedded standard cell blocks. • Variable size bused readback of configuration data capability with the built-in microprocessor interface and system bus. • Internal, 3-state, and bidirectional buses with simple control provided by the SLIC. • New clock routing structures for global and local clocking significantly increases speed and reduces skew (