LT1776
Wide Input Range,
High Efficiency, Step-Down
Switching Regulator
U
DESCRIPTION
FEATURES
■
■
■
■
■
■
■
■
■
Wide Input Range: 7.4V to 40V
Tolerates Input Transients to 60V
700mA Peak Switch Rating
Adaptive Switch Drive Maintains Efficiency at High
Load Without Pulse Skipping at Light Load
True Current Mode Control
200kHz Fixed Operating Frequency
Synchronizable to 400kHz
Low Supply Current in Shutdown: 30µA
Available in 8-Pin SO and PDIP Packages
U
APPLICATIONS
■
■
■
Automotive DC/DC Converters
Cellular Phone Battery Charger Accessories
IEEE 1394 Step-Down Converters
The LT®1776 is a wide input range, high efficiency Buck
(step-down) switching regulator. The monolithic die includes all oscillator, control and protection circuitry. The
part can accept input voltages as high as 60V and contains
an output switch rated at 700mA peak current. Current
mode control delivers excellent dynamic input supply
rejection and short-circuit protection.
The LT1776 contains several features to enhance efficiency. The internal control circuitry is normally powered
via the VCC pin, thereby minimizing power drawn directly
from the VIN supply (see Applications Information). The
action of the LT1776 switch circuitry is also load dependent. At medium to high loads, the output switch circuitry
maintains fast rise time for good efficiency. At light loads,
rise time is deliberately reduced to avoid pulse skipping
behavior.
The available SO-8 package and 200kHz switching frequency allow for minimal PC board area requirements.
, LTC and LT are registered trademarks of Linear Technology Corporation.
U
TYPICAL APPLICATION
Efficiency vs VIN and ILOAD
VIN
8V TO 40V
5
+
90
VIN
SHDN
VCC
VSW
39µF
63V
2
80
100µH*
3
+
MBR160
LT1776
100µF
10V
5V
400mA
36.5k
1%
7
6
FB
8
VC
SYNC
2200pF
GND
12.1k
1%
4
*43T #30 ON MAGNETICS
MPP #55030
Figure 1
60
50
40
100pF
22k
70
EFFICIENCY (%)
1
VIN = 10V
VIN = 20V
VIN = 30V
VIN = 40V
30
20
1776 F01
1
10
100
LOAD CURRENT (mA)
1000
1776 TA01
1
LT1776
W
U
U
U
W W
W
ABSOLUTE MAXIMUM RATINGS
PACKAGE/ORDER INFORMATION
(Note 1)
Supply Voltage (Note 5) .......................................... 60V
Switch Voltage (Note 5) ........................................... 60V
SHDN, SYNC Pin Voltage ........................................... 7V
VCC Pin Voltage ....................................................... 30V
FB Pin Voltage ........................................................... 3V
Operating Junction Temperature Range
LT1776C ................................................ 0°C to 125°C
LT1776I ............................................ – 40°C to 125°C
Storage Temperature Range ................. – 65°C to 150°C
Lead Temperature (Soldering, 10 sec).................. 300°C
ORDER PART
NUMBER
TOP VIEW
SHDN 1
8
VC
VCC 2
7
FB
VSW 3
6
SYNC
GND 4
5
VIN
N8 PACKAGE
8-LEAD PDIP
S8 PACKAGE
8-LEAD PLASTIC SO
LT1776CN8
LT1776CS8
LT1776IN8
LT1776IS8
S8 PART MARKING
TJMAX = 125°C, θJA = 130°C/ W (N8)
TJMAX = 125°C, θJA = 110°C/ W (S8)
1776
1776I
Consult factory for Military grade parts.
ELECTRICAL CHARACTERISTICS
The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are TA = 25°C.
VIN = 40V, VSW open, VCC = 5V, VC = 1.4V unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
6.7
7.0
7.4
V
V
Power Supplies
VIN(MIN)
Minimum Input Voltage
●
Thermally Limited Continuous Operating Voltage
IVIN
VIN Supply Current
40
●
VC = 0V
620
800
900
µA
µA
3.2
4.0
5.0
mA
mA
●
IVCC
VCC Supply Current
VC = 0V
●
VVCC
V
VCC Dropout Voltage
(Note 2)
2.8
3.1
V
Shutdown Mode IVIN
VSHDN = 0V
30
50
75
µA
µA
1.255
1.265
V
V
●
Feedback Amplifier
VREF
Reference Voltage
IIN
FB Pin Input Bias Current
gm
Feedback Amplifier Transconductance
ISRC, ISNK
VCL
1.225
1.215
1.240
●
600
1500
nA
650
●
400
200
1000
1500
µmho
µmho
60
45
100
●
170
220
µA
µA
∆lc = ±10µA
Feedback Amplifier Source or Sink Current
Feedback Amplifier Clamp Voltage
Reference Voltage Line Regulation
2.0
12V ≤ VIN ≤ 60V
0.01
●
Voltage Gain
V
200
600
%/V
V/V
Output Switch
VON
Output Switch On Voltage
ISW = 0.5A
ILIM
Switch Current Limit
(Note 3)
●
1.0
1.5
V
0.55
0.70
1.0
A
0.9
1.1
1.25
Current Amplifier
Control Pin Threshold
Control Voltage to Switch Transconductance
2
Duty Cycle = 0%
2
V
A/V
LT1776
ELECTRICAL CHARACTERISTICS
The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are TA = 25°C.
VIN = 40V, VSW open, VCC = 5V, VC = 1.4V unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
180
170
200
●
220
230
kHz
kHz
●
85
90
%
300
ns
VC Pin Boost Threshold
1.35
V
dV/dt Below Threshold
0.2
V/ns
dV/dt Above Threshold
1.6
V/ns
Timing
f
Switching Frequency
Maximum Switch Duty Cycle
tON(MIN)
Minimum Switch On Time
High dV/dt Mode, RL = 39Ω (Note 4)
Boost Operation
Sync Function
Minimum Sync Amplitude
Synchronization Range
1.5
●
(Note 6)
●
250
SYNC Pin Input R
2.2
V
400
kHz
40
kΩ
SHDN Pin Function
VSHDN
Shutdown Mode Threshold
0.5
●
ISHDN
0.2
0.8
Upper Lockout Threshold
Switching Action On
1.260
Lower Lockout Threshold
Switching Action Off
1.245
Shutdown Pin Current
VSHDN = 0V
VSHDN = 1.25V
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: Control circuitry powered from VCC.
Note 3: Switch current limit is DC trimmed and tested in production.
Inductor dl/dt rate will cause a somewhat higher current limit in actual
application.
Note 4: Minimum switch on time is production tested with a 39Ω resistive
load to ground.
12
2.5
V
V
V
V
20
10
µA
µA
Note 5: Parts are guaranteed to survive 60V on VIN and VSW. However,
thermal constraints will limit VIN in some applications, depending primarily
on maximum output current and switching frequency. See Applications
section for more information.
Note 6: Internal oscillator is guaranteed to sync up to 400kHz. However,
thermal constraints and/or controllability issues may place a lower limit on
switching frequency in actual usage. See Applications section for more
information.
3
LT1776
U W
TYPICAL PERFORMANCE CHARACTERISTICS
Minimum Input Voltage vs
Temperature
Switch Current Limit vs
Duty Cycle
Switch-On Voltage vs
Switch Current
7.4
1.50
7.2
1.25
1000
7.0
6.8
6.6
6.4
SWITCH CURRENT LIMIT (mA)
SWITCH VOLTAGE (V)
INPUT VOLTAGE (V)
TA = 25°C
25°C
– 55°C
1.00
0.75
125°C
0.50
0.25
6.2
6.0
–50 –25
50
25
75
0
TEMPERATURE (°C)
100
0
125
200 300 400 500 600
SWITCH CURRENT (mA)
100
700
600
500
400
300
1.30
0
1.28
–5
–10
25°C
–55°C
125°C
–15
0
1
3
4
2
SHDN PIN VOLTAGE (V)
1.20
–50 –25
5
195
190
75
100
125
1776 G07
125
600
2.00
1.75
1.50
1.25
1.00
0.75
–50 –25
100
Switch Minimum On-Time
vs Temperature
2.25
0
25
50
75
100
125
TEMPERATURE (°C)
TEMPERATURE (°C)
50
25
75
0
TEMPERATURE (°C)
LT1776 G06
SWITCH MINIMUM ON-TIME (ns)
200
50
1.24
1776 G05
MINIMUM SYNCHRONIZATION VOLTAGE (V)
205
25
LOWER THRESHOLD
Minimum Synchronization Voltage
vs Temperature
210
0
UPPER THRESHOLD
1.26
1.22
–20
125
215
10 20 30 40 50 60 70 80 90 100
DUTY CYCLE (%)
1776 G03
5
Switching Frequency
vs Temperature
SWITCHING FREQUENCY (kHz)
0
SHDN Pin Lockout Thresholds
vs Temperature
LT1776 G04
4
700
SHDN PIN VOLTAGE (V)
SHDN PIN INPUT CURRENT (µA)
SHDN PIN VOLTAGE (mV)
800
185
–50 –25
200
SHDN Pin Input Current
vs Voltage
900
100
400
1776 G02
SHDN Pin Shutdown Threshold
vs Temperature
50
25
75
0
TEMPERATURE (°C)
600
0
0
1776 G01
200
–50 –25
800
1776 G08
500
VIN = 40V
RL = 39Ω
FB =
400
300
200
100
0
–50 –25
50
25
75
0
TEMPERATURE (°C)
100
125
1776 G09
LT1776
U W
TYPICAL PERFORMANCE CHARACTERISTICS
VC Pin Switching Threshold,
Boost Threshold, Clamp Voltage
vs Temperature
Feedback Amplifier Output
Current vs FB Pin Voltage
VC PIN VOLTAGE (V)
2.0
CLAMP
VOLTAGE
1.8
1.6
BOOST
THRESHOLD
1.4
SWITCHING
THRESHOLD
1.2
1.0
0.8
–50 –25
50
25
75
0
TEMPERATURE (°C)
100
125
750
100
25°C
–55°C
125°C
50
TRANSCONDUCTANCE (µmho)
FEEDBACK AMPLIFIER OUTPUT CURRENT (µA)
2.2
Error Amplifier Transconductance
vs Temperature
0
–50
–100
700
650
600
550
500
450
–150
1.0
1.1
1.3
1.4
1.2
FB PIN VOLTAGE (V)
LT1776 G10
1.5
1776 G11
400
–50 –25
50
25
75
0
TEMPERATURE (°C)
100
125
LT1776 G12
U
U
U
PIN FUNCTIONS
SHDN (Pin 1): When pulled below the shutdown mode
threshold, nominally 0.30V, this pin turns off the regulator
and reduces VIN input current to a few tens of microamperes (shutdown mode).
When this pin is held above the shutdown mode threshold,
but below the lockout threshold, the part will be operational with the exception that output switching action will
be inhibited (lockout mode). A user-adjustable undervoltage lockout can be implemented by driving this pin from
an external resistor divider to VIN. This action is logically
“ANDed” with the internal UVLO, set at nominally 6.7V,
such that minimum VIN can be increased above 6.7V, but
not decreased (see Applications Information).
If unused, this pin should be left open. However, the high
impedance nature of this pin renders it susceptible to
coupling from the high speed VSW node, so a small
capacitor to ground, typically 100pF or so is recommended when the pin is left “open”.
VCC (Pin 2): This pin is used to power the internal control
circuitry off of the switching supply output. Proper use of
this pin enhances overall power supply efficiency. During
start-up conditions, internal control circuitry is powered
directly from VIN.
If the output capacitor is located more than one inch from
the VCC pin, a separate 0.1µF bypass capacitor to ground
may be required right at the pin.
VSW (Pin 3): This is the emitter node of the output switch
and has large currents flowing through it. This node
moves at a high dV/dt rate, especially when in “boost”
mode. Keep the traces to the switching components as
short as possible to minimize electromagnetic radiation
and voltage spikes.
GND (Pin 4): This is the device ground pin. The internal
reference and feedback amplifier are referred to it. Keep
the ground path connection to the FB divider and the VC
compensation capacitor free of large ground currents.
VIN (Pin 5): This is the high voltage supply pin for the
output switch. It also supplies power to the internal control
circuitry during start-up conditions or if the VCC pin is left
open. A high quality bypass capacitor which meets the
input ripple current requirements is needed here. (See
Applications Information).
SYNC (Pin 6): Pin used to synchronize internal oscillator
to the external frequency reference. It is directly logic
compatible and can be driven with any signal between
5
LT1776
U
U
U
PIN FUNCTIONS
abnormally low, e.g., 2/3 of normal or less. This feature
helps maintain proper short-circuit protection.
10% and 90% duty cycle. The sync function is internally
disabled if the FB pin voltage is low enough to cause
oscillator slowdown. If unused, this pin should be grounded.
VC (Pin 8): This is the control voltage pin which is the
output of the feedback amplifier and the input of the
current comparator. Frequency compensation of the overall loop is effected by placing a capacitor, (or in most cases
a series RC combination) between this node and ground.
FB (Pin 7): This is the inverting input to the feedback
amplifier. The noninverting input of this amplifier is internally tied to the 1.24V reference. This pin also slows down
the frequency of the internal oscillator when its voltage is
W
BLOCK DIAGRA
VCC 2
R1
5
VIN
3
VSW
RSENSE
VBG
SHDN 1
BIAS
VB
OSC
SYNC 6
LOGIC
Q3
I
COMP
SWDR
Q4
SWDR
SWON
BOOST
SWOFF
Q2
Q1
D1
GND 4
SWON
I
BOOST
COMP
I
I
VC 8
FB
AMP
FB 7
gm
VTH
BOOST
I
SWOFF
Q5
VBG
1776 BD
6
LT1776
W
UW
TIMING DIAGRAMS
High dV/dt Mode
Low dV/dt Mode
VIN
VIN
VSW
VSW
0
0
SWDR
SWDR
SWON
SWON
BOOST
BOOST
SWOFF
SWOFF
1776 TD01
1776 TD02
U
OPERATIO
The LT1776 is a current mode switching regulator IC that
has been optimized for high efficiency operation in high
input voltage, low output voltage buck topologies. The
Block Diagram shows an overall view of the system.
Several of the blocks are straightforward and similar to
those found in traditional designs, including: Internal Bias
Regulator, Oscillator and Feedback Amplifier. The novel
portion includes an elaborate Output Switch section and
Logic Section to provide the control signals required by
the switch section.
The LT1776 operates much the same as traditional
current mode switchers, the major difference being its
specialized output switch section. Due to space constraints, this discussion will not reiterate the basics of
current mode switcher/controllers and the “buck” topology. A good source of information on these topics is
Application Note 19.
Output Switch Theory
One of the classic problems in delivering low output
voltage from high input voltage at good efficiency is that
minimizing AC switching losses requires very fast voltage (dV/dt) and current (dI/dt) transition at the output
device. This is in spite of the fact that in a bipolar
implementation, slow lateral PNPs must be included in
the switching signal path.
Fast positive-going slew rate action is provided by lateral
PNP Q3 driving the Darlington arrangement of Q1 and Q2.
The extra β available from Q2 greatly reduces the drive
requirements of Q3.
Although desirable for dynamic reasons, this topology
alone will yield a large DC forward voltage drop. A second
lateral PNP, Q4, acts directly on the base of Q1 to reduce
the voltage drop after the slewing phase has taken place.
To achieve the desired high slew rate, PNPs Q3 and Q4 are
“force-fed” packets of charge via the current sources
controlled by the boost signal.
Please refer to the High dV/dt Mode Timing Diagram. A
typical oscillator cycle is as follows: The logic section first
generates an SWDR signal that powers up the current
comparator and allows it time to settle. About 1µs later, the
SWON signal is asserted and the BOOST signal is pulsed
for a few hundred nanoseconds. After a short delay, the
VSW pin slews rapidly to VIN. Later, after the peak switch
current indicated by the control voltage VC has been
reached (current mode control), the SWON and SWDR
signals are turned off, and SWOFF is pulsed for several
hundred nanoseconds. The use of an explicit turn-off
device, i.e., Q5, improves turn-off response time and thus
aids both controllability and efficiency.
7
LT1776
U
OPERATIO
The system as previously described handles heavy loads
(continuous mode) at good efficiency, but it is actually
counterproductive for light loads. The method of jamming charge into the PNP bases makes it difficult to turn
them off rapidly and achieve the very short switch ON
times required by light loads in discontinuous mode.
Furthermore, the high leading edge dV/dt rate similarly
adversely affects light load controllability.
The solution is to employ a “boost comparator” whose
inputs are the VC control voltage and a fixed internal
threshold reference, VTH. (Remember that in a current
mode switching topology, the VC voltage determines the
peak switch current.) When the VC signal is above VTH, the
previously described “high dV/dt” action is performed.
When the VC signal is below VTH, the boost pulses are
absent, as can be seen in the Low dV/dt Mode Timing
Diagram. Now the DC current, activated by the SWON
signal alone, drives Q4 and this transistor drives Q1 by
itself. The absence of a boost pulse, plus the lack of a
second NPN driver, result in a much lower slew rate which
aids light load controllability.
A further aid to overall efficiency is provided by the
specialized bias regulator circuit, which has a pair of
inputs, VIN and VCC. The VCC pin is normally connected to
the switching supply output. During start-up conditions,
the LT1776 powers itself directly from VIN. However, after
the switching supply output voltage reaches about 2.9V,
the bias regulator uses this supply as its input. Previous
generation buck controller ICs without this provision
typically required hundreds of milliwatts of quiescent
power when operating at high input voltage. This both
degraded efficiency and limited available output current
due to internal heating.
U
W
U
U
APPLICATIONS INFORMATION
Selecting a Power Inductor
There are several parameters to consider when selecting
a power inductor. These include inductance value, peak
current rating (to avoid core saturation), DC resistance,
construction type, physical size, and of course, cost.
In a typical application, proper inductance value is dictated
by matching the discontinuous/continuous crossover point
with the LT1776 internal low-to-high dV/dt threshold. This
is the best compromise between maintaining control with
light loads while maintaining good efficiency with heavy
loads. The fixed internal dV/dt threshold has a nominal
value of 1.4V, which referred to the VC pin threshold and
control voltage to switch transconductance, corresponds
to a peak current of about 200mA. Standard buck converter theory yields the following expression for inductance at the discontinuous/continuous crossover:
V
V – V
L = OUT IN OUT
VIN
f • IPK
8
For example, substituting 40V, 5V, 200mA and 200kHz
respectively for VIN, VOUT, IPK and f yields a value of about
100µH. Note that the left half of this expression is independent of input voltage while the right half is only a weak
function of VIN when VIN is much greater than VOUT. This
means that a single inductor value will work well over a
range of “high” input voltage. And although a progressively smaller inductor is suggested as VIN begins to
approach VOUT, note that the much higher ON duty cycles
under these conditions are much more forgiving with
respect to controllability and efficiency issues. Therefore
when a wide input voltage range must be accommodated,
say 10V to 40V for 5VOUT, the user should choose an
inductance value based on the maximum input voltage.
Once the inductance value is decided, inductor peak
current rating and resistance need to be considered. Here,
the inductor peak current rating refers to the onset of
saturation in the core material, although manufacturers
sometimes specify a “peak current rating” which is derived from a worst-case combination of core saturation
and self-heating effects. Inductor winding resistance alone
LT1776
U
W
U
U
APPLICATIONS INFORMATION
limits the inductor’s current carrying capability as the I2R
power threatens to overheat the inductor. If applicable,
remember to include the condition of output short circuit.
Although the peak current rating of the inductor can be
exceeded in short-circuit operation, as core saturation per
se is not destructive to the core, excess resistive selfheating is still a potential problem.
The final inductor selection is generally based on cost,
which usually translates into choosing the smallest physical size part that meets the desired inductance value,
resistance and current carrying capability. An additional
factor to consider is that of physical construction. Briefly
stated, “open” inductors built on a rod- or barrel-shaped
core generally offer the smallest physical size and lowest
cost. However their open construction does not contain
the resulting magnetic field, and they may not be acceptable in RFI-sensitive applications. Toroidal style inductors, many available in surface mount configuration, offer
improved RFI performance, generally at an increase in
cost and physical size. And although custom design is
always a possibility, most potential LT1776 applications
can be handled by the array of standard, off-the-shelf
inductor products offered by the major suppliers.
Selecting Freewheeling Diode
Highest efficiency operation requires the use of a Schottky
type diode. DC switching losses are minimized due to its
low forward voltage drop, and AC behavior is benign due
to its lack of a significant reverse recovery time. Schottky
diodes are generally available with reverse voltage ratings
of 60V and even 100V, and are price competitive with other
types.
The use of so-called “ultrafast” recovery diodes is generally not recommended. When operating in continuous
mode, the reverse recovery time exhibited by “ultrafast”
diodes will result in a slingshot type effect. The power
internal switch will ramp up VIN current into the diode in an
attempt to get it to recover. Then, when the diode has
finally turned off, some tens of nanoseconds later, the VSW
node voltage ramps up at an extremely high dV/dt, perhaps 5 to even 10V/ns ! With real world lead inductances,
the VSW node can easily overshoot the VIN rail. This can
result in poor RFI behavior and if the overshoot is severe
enough, damage the IC itself.
Selecting Bypass Capacitors
The basic topology as shown in Figure 1 uses two bypass
capacitors, one for the VIN input supply and one for the
VOUT output supply.
User selection of an appropriate output capacitor is relatively easy, as this capacitor sees only the AC ripple current
in the inductor. As the LT1776 is designed for buck or
step-down applications, output voltage will nearly always
be compatible with tantalum type capacitors, which are
generally available in ratings up to 35V or so. These
tantalum types offer good volumetric efficiency and many
are available with specified ESR performance. The product
of inductor AC ripple current and output capacitor ESR will
manifest itself as peak-to-peak voltage ripple on the output
node. (Note: If this ripple becomes too large, heavier
control loop compensation, at least at the switching frequency, may be required on the VC pin.) The most demanding applications, requiring very low output ripple,
may be best served not with a single extremely large
output capacitor, but instead by the common technique of
a separate L/C lowpass post filter in series with the output.
(In this case, “Two caps are better than one”.)
The input bypass capacitor is normally a more difficult
choice. In a typical application e.g., 40VIN to 5VOUT,
relatively heavy VIN current is drawn by the power switch
for only a small portion of the oscillator period (low ON
duty cycle). The resulting RMS ripple current, for which
the capacitor must be rated, is often several times the DC
average VIN current. Similarly, the “glitch” seen on the VIN
supply as the power switch turns on and off will be related
to the product of capacitor ESR, and the relatively high
instantaneous current drawn by the switch. To compound
these problems is the fact that most of these applications
will be designed for a relatively high input voltage, for
which tantalum capacitors are generally unavailable. Relatively bulky “high frequency” aluminum electrolytic types,
specifically constructed and rated for switching supply
applications, may be the only choice.
9
LT1776
U
W
U
U
APPLICATIONS INFORMATION
Input Voltage vs Operating Frequency Considerations
The absolute maximum input supply voltage for the LT1776
is specified at 60V. This is based solely on internal semiconductor junction breakdown effects. Due to internal
power dissipation, the actual maximum VIN achievable in
a particular application may be less than this.
A detailed theoretical basis for estimating internal power
loss is given in the section, Thermal Considerations. Note
that AC switching loss is proportional to both operating
frequency and output current. The majority of AC switching loss is also proportional to the square of input voltage.
For example, while the combination of VIN = 40V, VOUT =
5V at 500mA and fOSC = 200kHz may be easily achievable,
simultaneously raising VIN to 60V and fOSC to 400kHz is
not possible. Nevertheless, input voltage transients up to
60V can usually be accommodated, assuming the resulting increase in internal dissipation is of insufficient time
duration to raise die temperature significantly.
A second consideration is controllability. A potential limitation occurs with a high step-down ratio of VIN to VOUT,
as this requires a correspondingly narrow minimum switch
ON time. An approximate expression for this (assuming
continuous mode operation) is given as follows:
M in tON =
VOUT + VF
( )
VIN fOSC
where:
VIN = input voltage
VOUT = output voltage
VF = Schottky diode forward drop
fOSC = switching frequency
It is important to understand the nature of minimum
switch ON time as given in the data sheet. This test is
intended to mimic behavior under short-circuit conditions. It is performed with the VC control voltage at its
clamp level (VCL) and uses a fixed resistive load from VSW
to ground for simplicity. The resulting ON time behavior is
overconservative as a general operating design value for
two reasons. First, actual power supply application circuits present an inductive load to the VSW node. The
10
resulting ramping current behavior helps overdrive the
current comparator (current mode switching) and reduce
its propagation delay, hastening output switch turnoff.
Second, and more importantly, actual power supply operation involves a feedback amplifier that adjusts the VC
node control voltage to maintain proper output voltage. As
progressively shorter ON times are required, the feedback
loop acts to reduce VC, and the resulting overdrive further
reduces the propagation delay in the current comparator.
A suggested worst-case limit for minimum switch ON time
in actual operation is 350ns.
A potential controllability problem arises if the LT1776 is
called upon to produce an ON time shorter than its ability.
Feedback loop action will lower then reduce the VC control
voltage to the point where some sort of cycle-skipping or
odd/even cycle behavior is exhibited.
In summary:
1. Be aware that the simultaneous requirements of high
VIN, high IOUT and high fOSC may not be achievable in
practice due to internal dissipation. The Thermal Considerations section offers a basis to estimate internal
power. In questionable cases a prototype supply should
be built and exercised to verify acceptable operation.
2. The simultaneous requirements of high VIN, low VOUT
and high fOSC can result in an unacceptably short
minimum switch ON time. Cycle skipping and/or odd/
even cycle behavior will result although correct output
voltage is usually maintained.
Minimum Load Considerations
As discussed previously, a lightly loaded LT1776 with VC
pin control voltage below the boost threshold will operate
in low dV/dt mode. This affords greater controllability at
light loads, as minimum tON requirements are relaxed.
However, some users may be indifferent to pulse skipping
behavior, but instead may be concerned with maintaining
maximum possible efficiency at light loads. This requirement can be satisfied by forcing the part into Burst ModeTM
operation. The use of an external comparator whose
Burst Mode is a trademark of Linear Technology Corporation.
LT1776
U
W
U
U
APPLICATIONS INFORMATION
Maximum Load/Short-Circuit Considerations
The LT1776 is a current mode controller. It uses the VC
node voltage as an input to a current comparator which
turns off the output switch on a cycle-by-cycle basis as
this peak current is reached. The internal clamp on the VC
node, nominally 2V, then acts as an output switch peak
current limit. This action becomes the switch current limit
specification. The maximum available output power is
then determined by the switch current limit.
A potential controllability problem could occur under
short-circuit conditions. If the power supply output is
short circuited, the feedback amplifier responds to the low
output voltage by raising the control voltage, VC, to its
peak current limit value. Ideally, the output switch would
be turned on, and then turned off as its current exceeded
the value indicated by VC. However, there is finite response
time involved in both the current comparator and turnoff
of the output switch. These result in a minimum ON time
tON(MIN). When combined with the large ratio of VIN to
(VF + I • R), the diode forward voltage plus inductor I • R
voltage drop, the potential exists for a loss of control.
Expressed mathematically the requirement to maintain
control is:
V +I•R
f • tON ≤ F
VIN
where:
f = switching frequency
tON = switch ON time
VF = diode forward voltage
VIN = Input voltage
I • R = inductor I • R voltage drop
If this condition is not observed, the current will not be
limited at IPK, but will cycle-by-cycle ratchet up to some
higher value. Using the nominal LT1776 clock frequency
of 200KHz, a VIN of 40V and a (VF + I • R) of say 0.7V, the
maximum tON to maintain control would be approximately
90ns, an unacceptably short time.
The solution to this dilemma is to slow down the oscillator
when the FB pin voltage is abnormally low thereby indicating some sort of short-circuit condition. Figure 2 shows
the typical response of Oscillator Frequency vs FB divider
Thevenin voltage and impedance. Oscillator frequency is
unaffected until FB voltage drops to about 2/3 of its normal
value. Below this point the oscillator frequency decreases
roughly linearly down to a limit of about 30kHz. This lower
oscillator frequency during short-circuit conditions can
then maintain control with the effective minimum ON time.
A further potential problem with short-circuit operation
might occur if the user were operating the part with its
oscillator slaved to an external frequency source via the
SYNC pin. However, the LT1776 has circuitry that automatically disables the sync function when the oscillator is
slowed down due to abnormally low FB voltage.
200
RTH = 22k
150
RTH = 10k
fOSC (kHz)
output controls the shutdown pin allows high efficiency at
light loads through Burst Mode operation behavior (see
Typical Applications and Figure 8).
RTH = 4.7k
100
RTH
50
LT1776
FB
0
0
0.25
0.50
0.75
1.00
FB DIVIDER THEVENIN VOLTAGE (V)
1.25
1776 F02
Figure 2. Oscillator Frequency vs FB Divider
Thevenin Voltage and Impedance
Feedback Divider Considerations
An LT1776 application typically includes a resistive divider
between VOUT and ground, the center node of which drives
the FB pin to the reference voltage VREF. This establishes
a fixed ratio between the two resistors, but a second
degree of freedom is offered by the overall impedance level
of the resistor pair. The most obvious effect this has is one
of efficiency—a higher resistance feedback divider will
waste less power and offer somewhat higher efficiency,
especially at light load.
11
LT1776
U
W
U
U
APPLICATIONS INFORMATION
However, remember that oscillator slowdown to achieve
short-circuit protection (discussed above) is dependent
on FB pin behavior, and this in turn, is sensitive to FB node
external impedance. Figure 2 shows the typical relationship between FB divider Thevenin voltage and impedance,
and oscillator frequency. This shows that as feedback
network impedance increases beyond 10k, complete oscillator slowdown is not achieved, and short-circuit protection may be compromised. And as a practical matter,
the product of FB pin bias current and larger FB network
impedances will cause increasing output voltage error.
(Nominal cancellation for 10k of FB Thevenin impedance
is included internally.)
Thermal Considerations
Care should be taken to ensure that the worst-case input
voltage and load current conditions do not cause excessive die temperatures. The packages are rated at 110°C/W
for the 8-pin SO (S8) and 130°C/W for 8-pin PDIP (N8).
Quiescent power is given by:
PQ = IIN • VIN + IVCC • VOUT
(This assumes that the VCC pin is connected to VOUT.)
Power loss internal to the LT1776 related to actual output
current is composed of both DC and AC switching losses.
These can be roughly estimated as follows:
DC switching losses are dominated by output switch “ON
voltage”, i.e.,
PDC = VON • IOUT • DC
VON = Output switch ON voltage, typically 1V at 500mA
IOUT = Output current
DC = ON duty cycle
AC switching losses are typically dominated by power lost
due to the finite rise time and fall time at the VSW node.
Assuming, for simplicity, a linear ramp up of both voltage
and current and a current rise/fall time equal to 15ns,
12
PAC = 1/2 • VIN • IOUT • (tr + tf + 30ns) • f
tr = (VIN/1.6)ns in high dV/dt mode
(VIN/0.16)ns in low dV/dt mode
tf = (VIN/1.6)ns (irrespective of dV/dt mode)
f = switching frequency
Total power dissipation of the die is simply the sum of
quiescent, DC and AC losses previously calculated.
PD(TOTAL) = PQ + PDC + PAC
Frequency Compensation
Loop frequency compensation is performed by connecting a capacitor, or in most cases a series RC, from the
output of the error amplifier (VC pin) to ground. Proper
loop compensation may be obtained by empirical methods as described in detail in Application Note 19. Briefly,
this involves applying a load transient and observing the
dynamic response over the expected range of VIN and
ILOAD values.
As a practical matter, a second small capacitor, directly
from the VC pin to ground is generally recommended to
attenuate capacitive coupling from the VSW pin. A typical
value for this capacitor is 100pF. (See Switch Node Considerations).
Switch Node Considerations
For maximum efficiency, switch rise and fall times are
made as short as practical. To prevent radiation and high
frequency resonance problems, proper layout of the components connected to the IC is essential, especially the
power path. B field (magnetic) radiation is minimized by
keeping output diode, switch pin and input bypass capacitor leads as short as possible. E field radiation is kept low
by minimizing the length and area of all traces connected
to the switch pin (VSW). A ground plane should always be
used under the switcher circuitry to prevent interplane
coupling.
LT1776
U
U
W
U
APPLICATIONS INFORMATION
The high speed switching current path is shown schematically in Figure 3. Minimum lead length in these paths is
essential to ensure clean switching and minimal EMI. The
paths containing the input capacitor, output switch and
output diode are the only ones containing nanosecond rise
and fall times. Keep these paths as short as possible.
VIN
+
VIN
C1
LT1776
VSW
VOUT
+
D1
As an example, assume that the capacitance between the
VSW node and a high impedance pin node is 0.1pF, and
further assume that the high impedance node in question
exhibits a capacitance of 1pF to ground. Due to the high
dV/dt, large excursion behavior of the VSW node, this will
couple a nearly 4V transient to the high impedance pin,
causing abnormal operation. (This assumes the “typical”
40VIN to 5VOUT application.) An explicit 100pF capacitor
added to the node will reduce the amplitude of the disturbance to more like 50mV (although settling time will
increase).
Specific pin recommendations are as follows:
C2
1776 F03
SHDN: If unused, add a 100pF capacitor to ground.
SYNC: Ground if unused.
Figure 3. High Speed Current Switching Paths
Additionally, it is possible for the LT1776 to cause EMI
problems by “coupling to itself”. Specifically, this can
occur if the VSW pin is allowed to capacitively couple in an
uncontrolled manner to the part’s high impedance nodes,
i.e., SHDN, SYNC, VC and FB. This can cause erratic
operation such as odd/even cycle behavior, pulse width
“nervousness”, improper output voltage and/or premature current limit action.
VC: Add a capacitor directly to ground in addition to the
explicit compensation network. A value of one-tenth of
the main compensation capacitor is recommended, up
to a maximum of 100pF.
FB: Assuming the VC pin is handled properly, this pin
usually requires no explicit capacitor of its own, but
keep this node physically small to minimize stray
capacitance.
13
LT1776
U
TYPICAL APPLICATIONS
Minimum Component Count Application
User-Programmable Undervoltage Lockout
Figure 4a shows a basic “minimum component count”
application. The circuit produces 5V at up to 500mA IOUT
with input voltages in the range of 10V to 40V. The typical
POUT/PIN efficiency is shown in Figure 4b. As shown, the
SHDN and SYNC pins are unused, however either (or both)
can be optionally driven by external signals as desired.
Figure 5 adds a resistor divider to the basic application.
This is a simple, cost-effective way to add a userprogrammable undervoltage lockout (UVLO) function.
Resistor R5 is chosen to have approximately 200µA
through it at the nominal SHDN pin lockout threshold of
1.25V. The somewhat arbitrary value of 200µA was
VIN
10V TO
40V
5
1
+
C1
39µF
63V
C5
100pF
6
VIN
2
SHDN
VCC
3
VSW
L1
D1
MBRS1100 100µH
LT1776
7
FB
8
VC
SYNC
C3
2200pF
X7R
R3
22k
5%
GND
4
+
C4
100pF
C2
100µF
10V
R1
36.5k
1%
R2
12.1k
1%
1776 F04a
C1: PANASONIC HFQ
C2: AVX D CASE TPSD107M010R0080
C4, C5: X7R OR COG/NPO
D1: MOTOROLA 100V, 1A, SMD SCHOTTKY
L1: COILCRAFT DO3316P-104
FOR 3.3V VOUT VERSION:
R1: 24.3K, R2: 14.7k
L1: 68µH, DO3316P-683
IOUT: 0mA TO 500mA
Figure 4a. Minimum Component Count Application
90
80
EFFICIENCY (%)
70
60
50
40
VIN = 10V
30 VIN = 20V
VIN = 30V
20
1
VIN = 40V
10
100
1000
ILOAD (mA)
1776 F04b
Figure 4b. POUT/PIN Efficiency
14
VOUT
5V
0mA to 500mA
LT1776
U
TYPICAL APPLICATIONS
VIN
R4
158k
1%
+
5
C1
1
VIN
SHDN
VCC
VSW
2
L1
3
LT1776
R5
6.19k
1%
C5
6
FB
SYNC
VC
GND
4
VOUT
+
D1
C2
R1
7
8
C3
C4
R2
R3
1776 F05
Figure 5. User Programmable Undervoltage Lockout
chosen to be significantly above the SHDN pin input
current to minimize its error contribution, but significantly below the typical 3.8mA the LT1776 draws in
lockout mode. Resistor R4 is then chosen to yield this
same 200µA, less 2.5µA, with the desired VIN UVLO
voltage minus 1.25V applied across it. (The 2.5µA factor
is an allowance to minimize error due to SHDN pin input
current.)
Behavior is as follows: Normal operation is observed at the
nominal input voltage of 40V. As the input voltage is
decreased to roughly 32V, switching action will stop, VOUT
will drop to zero, and the LT1776 will draw its VIN and VCC
quiescent currents from the VIN supply. At a much lower
input voltage, typically 14V or so at 25°C, the voltage on
the SHDN pin will drop to the shutdown threshold, and the
part will draw its shutdown current only from the VIN rail.
The resistive divider of R4 and R5 will continue to draw
power from VIN. (The user should be aware that while the
SHDN pin lockout threshold is relatively accurate including temperature effects, the SHDN pin shutdown threshold is more coarse, and exhibits considerably more
temperature drift. Nevertheless the shutdown threshold
will always be well below the lockout threshold.)
Minimum Size Inductor Application
Figure 4a employs power path parts that are capable of
delivering the full rated output capability of the LT1776.
Potential users with low output current requirements may
be interested in substituting a physically smaller and less
costly power inductor. The circuit shown in Figure 6a is
topologically identical to the basic application, but specifies a much smaller inductor. This circuit is capable of
delivering up to 400mA at 5V, or, up to 500mA at 3.3V. The
only disadvantage is that due to the increased resistance
in the inductor, the circuit is no longer capable of withstanding indefinite short circuits to ground. The LT1776
will still current limit at its nominal ILIM value, but this will
overheat the inductor. Momentary short circuits of a few
seconds or less can still be tolerated. Typical efficiency is
shown in Figure 6b.
15
LT1776
U
TYPICAL APPLICATIONS
VIN
10V TO
40V
5
VIN
1
SHDN
VCC
VSW
+
C1
C5
2
3
D1
LT1776
6
+
L1
68µH
R1
36.5k
1%
C2
7
FB
8
VC
SYNC
C3
C4
R2
12.1k
1%
R3
22k
5%
GND
4
VOUT
5V
0mA to 400mA
1776 F06a
C1: PANASONIC HFQ 39µF AT 63V
C2: AVX D CASE 100µF 10V
TPSD107M010R0080
C3: 2200pF, X7R
C4, C5: 100pF, X7R OR COG/NPO
D1: MOTOROLA 100V, 1A, SMD SCHOTTKY
MBRS1100 (T3)
L1: COILCRAFT DO1608C-683
FOR 3.3V VOUT VERSION:
IOUT: 0mA TO 500mA
L1: 47µH, DO1608C-473
R1: 24.3K, R2: 14.7k
(a)
90
80
EFFICIENCY (%)
70
60
50
40 VIN = 10V
VIN = 20V
30
VIN = 30V
20
1
VIN = 40V
10
100
LOAD CURRENT (mA)
1000
1776 F06b
(b)
Figure 6. Minimum Inductor Size Application
Burst Mode Operation Configuration
Figure 4b demonstrates that power supply efficiency degrades with lower output load current. This is not surprising, as the LT1776 itself represents a fixed power overhead.
A possible way to improve light load efficiency is in Burst
Mode operation.
Figure 7 shows the LT1776 configured for Burst Mode
operation. Output voltage regulation is now provided in a
16
“bang-bang” digital manner, via comparator U2, an
LTC1440. Resistor divider R3/R4 provides a scaled version of the output voltage, which is compared against U2’s
internal reference. Intentional hysteresis is set by the R5/
R6 divider. As the output voltage falls below the regulation
range, the LT1776 is turned on. The output voltage rises,
and as it climbs above the regulation range, the LT1776 is
turned off. Efficiency is maximized, as the LT1776 is only
powered up while it is providing heavy output current.
LT1776
U
TYPICAL APPLICATIONS
VIN
+
5
C1
6
R7
10M
VIN
VCC
SYNC
VSW
2
U1
LT1776
Q1
PN2484
1
+
D1
C2
7
FB
8
VC
SHDN
GND
Q2*
2N2369
L1
3
NC
R3
323k
1%
7
8
V+
OUT
4
IN –
3
+
IN
U2
LTC1440
6
REF
5
HYST
–
V
GND
C1: PANASONIC HFQ 39µF AT 63V
C2: AVX D CASE 100µF 10V
TPSD107M010R0080
D1: MOTOROLA 100V, 1A,
SMD SCHOTTKY
MBRS1100 (T3)
L1: COILCRAFT DO3316-104
*ANY NPN WITH EMITTER-BASE
BREAKDOWN OF