0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
LTC6702CTS8-TRPBF

LTC6702CTS8-TRPBF

  • 厂商:

    LINER

  • 封装:

  • 描述:

    LTC6702CTS8-TRPBF - Tiny Micropower, Low Voltage Dual Comparators - Linear Technology

  • 数据手册
  • 价格&库存
LTC6702CTS8-TRPBF 数据手册
LTC6702 Tiny Micropower, Low Voltage Dual Comparators FEATURES n n n n n n n DESCRIPTION The LTC®6702 is an extremely small dual comparator designed to maximize battery life while providing both speed and low voltage operation in applications where board space is a premium. These comparators operate on supplies between 1.7V and 5.5V, and have a maximum guaranteed propagation delay of 500ns while drawing only 30μA maximum quiescent current. Internal hysteresis desensitizes the LTC6702 to input noise and makes it easy to use, even with slow moving signals. CMOS inputs allow the use of large source impedances. The LTC6702 is available in the 8-pin SOT-23 and the tiny 2mm × 2mm DFN package. L, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. n n Low Supply Operation: 1.7V Minimum Low Supply Current: 30μA/Comparator Maximum Propagation Delay: 500ns Maximum (–40°C to 125°C) 3.2MHz Toggle Frequency Input Voltage Range Extends 100mV Below Ground Internal Hysteresis: 4mV High Output Drive: TTL and CMOS Compatible Specified at ±15mA (–40°C to 125°C), Capacitive Load Handling to 10,000pF Specified for –40°C to 125°C Temperature Range Available in SOT-23 and 2mm × 2mm DFN Package APPLICATIONS n n n n n Battery Powered Systems Window Comparators Threshold Detectors/Discriminators Clock Regeneration Automotive Sensing and Controls TYPICAL APPLICATION Clock Regeneration Circuit V + = 3V Propagation Delay vs Input Overdrive 600 CLOAD = 10pF V+ = 5V VSTEP = 100mV TA = 25°C FALLING 400 RISING 300 IN VR = 400mV REFERENCE LT6650 + – OUT C1 0.1 F 1k – + RECOVERED CLOCK (UP TO 3.2MHz) 6702 TA01 0.1 F FB PROPAGATION DELAY (ns) 1/2 LTC6702 500 200 CLOCK INPUT > 100mVP-P 100 0 10 50 60 20 30 40 INPUT OVERDRIVE (mV) 70 80 6702 TA01b 6702f 1 LTC6702 ABSOLUTE MAXIMUM RATINGS (Note 1) Supply Voltage (V+ to GND) ........................................6V Input Voltage...............................................................6V Input Current........................................................–10mA Output Short-Circuit Duration (Note 2) ............ Indefinite Operating Temperature Range (Note 3) LTC6702C ...........................................–40°C to 85°C LTC6702I .............................................–40°C to 85°C LTC6702H .........................................–40°C to 125°C Specified Temperature Range (Note 4) LTC6702C ............................................... 0°C to 70°C LTC6702I .............................................–40°C to 85°C LTC6702H .........................................–40°C to 125°C Junction Temperature .......................................... 150°C Storage Temperature Range...................–65°C to 150°C Lead Temperature (Soldering, 10 sec) TSOT Packages ................................................. 300°C PIN CONFIGURATION TOP VIEW OUT A 1 –IN A 2 +IN A 3 GND 4 9 A B 8 V+ 7 OUT B 6 –IN B 5 +IN B OUT A –IN A +IN A GND TOP VIEW V+ OUT B –IN B +IN B DC PACKAGE 8-LEAD (2mm × 2mm) PLASTIC DFN TJMAX = 150°C, θJA = 102°C/W EXPOSED PAD (PIN 9) IS GND, MUST BE SOLDERED TO PCB TS8 PACKAGE 8-LEAD PLASTIC TSOT-23 TJMAX = 150°C, θJA = 130°C/W ORDER INFORMATION Lead Free Finish TAPE AND REEL (MINI) TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION TEMPERATURE RANGE 0°C to 70°C –40°C to 85°C –40°C to 125°C 0°C to 70°C –40°C to 85°C –40°C to 125°C LTC6702CDC#TRMPBF LTC6702CDC#TRPBF LCZJ 8-Lead (2mm × 2mm) Plastic DFN LTC6702IDC#TRMPBF LTC6702IDC#TRPBF LCZJ 8-Lead (2mm × 2mm) Plastic DFN LTC6702HDC#TRMPBF LTC6702HDC#TRPBF LCZJ 8-Lead (2mm × 2mm) Plastic DFN LTC6702CTS8#TRMPBF LTC6702CTS8#TRPBF LTCZK 8-Lead Plastic TSOT-23 LTC6702ITS8#TRMPBF LTC6702ITS8#TRPBF LTCZK 8-Lead Plastic TSOT-23 LTC6702HTS8#TRMPBF LTC6702HTS8#TRPBF LTCZK 8-Lead Plastic TSOT-23 TRM = 500 pieces. *Temperature grades are identified by a label on the shipping container. Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on lead based finish parts. For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/ 6702f 2 LTC6702 ELECTRICAL CHARACTERISTICS SYMBOL V+ I+ PARAMETER Supply Voltage Supply Current per Comparator The l denotes the specifications which apply over the full specified , temperature range, otherwise specifications are at TA = 25°C. V+ = 3V, VCM = 1.5V, COUT = 20pF unless otherwise noted. CONDITIONS Guaranteed by PSRR V+ = 3V V+ = 5V l l l l l l l l l l l l l l l l l l MIN 1.7 TYP 24 25 1 MAX 5.5 30 40 32 42 3.5 5 6 6.2 7.2 8.2 UNITS V μA μA μA μA mV mV mV mV mV mV μV/°C nA nA nA dB dB VOS Input Offset Voltage (Note 5) LTC6702C/LTC6702I LTC6702H (Note 5) LTC6702C/LTC6702I LTC6702H (Note 5) LTC6702C/LTC6702I LTC6702H VHYST Input Hysteresis Voltage 2.5 1.6 1.6 4.3 ΔVOS /ΔT IIN Input Offset Voltage Drift Input Leakage Current 6 0.001 1 10 58 56 –0.1 56 54 65 70 VDD – 1.2 CMRR Common Mode Rejection Ratio Input Voltage Range VCM = – 0.1V to VDD – 1.2V Guaranteed by CMRR V + = 1.7V to 5.5V, VCM = 0.5V Overdrive = 20mV (Note 6) ISINK = 100μA ISINK = 15mA Overdrive = 20mV (Note 6) ISOURCE = 100μA ISOURCE = 15mA (Note 7) Between Channels Between tPDLH /tPDHL V dB dB PSRR VOL Power Supply Rejection Ratio Output Swing Low 10 250 10 350 320 4 4 11 15 3.2 450 500 mV mV mV mV mV mV ns ns ns ns ns ns MHz mA VOH Output Swing High tPD ΔtPD tSKEW tr tf fMAX ISC Propagation Delay Differential Propagation Delay Propagation Delay Skew Output Rise Time Output Fall Time Maximum Toggle Frequency Short-Circuit Current V + = 5V ±250 Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: A heat sink may be required to keep the junction temperature below absolute maximum. This depends on the power supply voltage and how many comparators are shorted. The θJA specified for the DC and TS packages is with minimal PCB heat spreading metal. Using expanded metal area on all layers of a board reduces this value. Note 3: The LTC6702C and LTC6702I are guaranteed functional over the temperature range of –40°C to 85°C. The LTC6702H is guaranteed functional over the operating temperature range of –40°C to 125°C. Note 4: The LTC6702C is guaranteed to meet specified performance from 0°C to 70°C. The LTC6702C is designed, characterized and expected to meet specified performance from –40°C to 85°C but is not tested or QA sampled at these temperatures. The LTC6702I is guaranteed to meet specified performance from –40°C to 85°C. The LTC6702H is guaranteed to meet specified performance from –40°C to 125°C. Note 5: The LTC6702 comparators include internal hysteresis. The offset voltage is defined as the average of the input voltages (trip points) required to change the output in each direction minus VCM , while the hysteresis voltage is the difference of these trip points. Note 6: Output voltage swings are measured between the output and power supply rails. Note 7: Propagation delay is for 200mV steps, and 50mV of overdrive. Overdrive is measured relative to the positive and negative trip points. 6702f 3 LTC6702 TYPICAL PERFORMANCE CHARACTERISTICS Supply Current vs Supply Voltage SUPPLY CURRENT PER COMPARATOR (μA) SUPPLY CURRENT PER COMPARATOR (μA) 50 35 V+ = 3V V+ = 5V V+ = 1.7V INPUT LEAKAGE CURRENT (nA) 30 25 20 15 10 5 0 –50 –25 4 125°C 3 2 1 –55°C 0 25°C 50 25 75 0 TEMPERATURE (°C) 100 125 –1 –1 0 3 2 1 4 INPUT VOLTAGE (V) 5 6 6702 G03 Supply Current vs Temperature 5 Input Leakage Current vs Input Voltage V+ = 3V 40 30 125°C 25°C –55°C 20 10 85°C 0 0 1 2 3 4 SUPPLY VOLTAGE (V) 5 6 6702 G01 6702 G02 Input Offset Current vs Input Voltage 90 INPUT OFFSET CURRENT (pA) 80 70 60 50 40 30 20 10 0 –1 0 3 2 1 4 INPUT VOLTAGE (V) 5 6 6702 G04 Supply Current vs Toggle Rate 125°C 85°C 25°C –55°C SUPPLY CURRENT PER COMPARATOR (μA) VSTEP = 200mV 400 OVERDRIVE = 100mV TA = 25°C 350 NO CLOAD 300 250 200 150 100 50 0 10k V+ = 1.7V 100k 1M TOGGLE RATE (Hz) 10M 6702 G05 Maximum Toggle Rate vs Temperature 4 MAXIMUM TOGGLE RATE (MHz) VSTEP = 200mV OVERDRIVE = 100mV CLOAD = 10pF V+ = 3V 100 V+ = 3V 450 V+ = 5V V+ = 3V 3 V+ = 5V V+ = 1.7V 2 –50 –25 50 25 75 0 TEMPERATURE (°C) 100 125 6702 G06 Input Offset Voltage vs Supply Voltage 5 4 INPUT OFFSET VOLTAGE (mV) 3 2 1 0 –1 –2 –3 –4 –5 1 2 4 5 3 SUPPLY VOLTAGE (V) 6 6702 G07 Hysteresis vs Supply Voltage 8 INPUT COMMON MODE LIMITS (V) 7 V+ V+ –0.5 V+ –1.0 V+ –1.5 GND –0.5 Input Common Mode Limits vs Temperature 25°C 125°C –55°C HYSTERESIS (mV) 6 5 125°C 25°C 4 3 2 1 0 1 2 5 4 SUPPLY VOLTAGE (V) 3 6 6702 G08 –55°C –1.0 –50 –25 50 25 75 0 TEMPERATURE (°C) 100 125 6702 G09 6702f 4 LTC6702 TYPICAL PERFORMANCE CHARACTERISTICS Propagation Delay vs Supply Voltage 420 400 PROPAGATION DELAY (ns) 380 360 340 320 300 280 RISING FALLING RISING FALLING 800 VSTEP = 100mV CLOAD = 10pF 25°C, 125° –55°C PROPAGATION DELAY (ns) Propagation Delay vs Load Capacitance VSTEP = 100mV OVERDRIVE = 50mV 700 TA = 25°C 600 500 400 300 200 TIME (ns) 1000 Output Rise and Fall Times vs Load Capacitance VSTEP = 100mV OVERDRIVE = 50mV TA = 25°C 100 tf tr tr 10 FALLING RISING 1 10 100 1000 LOAD CAPACITANCE (pF) 10000 6702 G12 V+ = 1.7V FALLING RISING V+ = 3V, 5V 10 tf tf tr V+ = 1.7V V+ = 3V V+ = 5V 1 2 5 4 SUPPLY VOLTAGE (V) 3 6 6702 G10 100 1000 LOAD CAPACITANCE (pF) 10000 6702 011 Output Low Voltage vs Load Current 1.0 TA = 25°C OUTPUT VOLTAGE (V+-VOUT) (V) V+ = 1.7V OUTPUT VOLTAGE (V) V+ = 3V 1.0 Output High Voltage vs Load Current TA = 25°C V+ = 1.7V V+ = 3V OUTPUT VOLTAGE (mV) 90 80 70 60 50 40 30 20 10 Output Voltage vs Temperature HIGH = V+ – VOUT IOUT = ±4mA HIGH 0.1 0.1 V+ = 1.7V LOW 0.01 V+ = 5V V+ = 5V 0.01 HIGH LOW V+ = 5V 0.001 0.1 1 10 SINK CURRENT (mA) 100 6702 G13 0.001 0.1 1 10 SOURCE CURRENT (mA) 100 6702 G14 0 –50 –25 0 25 50 75 TEMPERATURE (°C) 100 125 6702 G15 Propagation Delay Propagation Delay with Load 10k 1MHz Sinusoid Response VOUT 1V/DIV GND VIN 50mV/DIV VOUT 1V/DIV 200Ω GND VIN 50mV/DIV VOUT 1V/DIV GND VIN 50mV/DIV 100ns/DIV V+ = 3V CL = 20pF VCM = 500mV 6702 G16 V+ = 3V CL = 20pF 100ns/DIV VCM = 500mV RL = 10k, 200Ω 6702 G17 200ns/DIV V+ = 3V CL = 20pF VCM = 500mV 6702 G18 6702f 5 LTC6702 PIN FUNCTIONS OUT A (Pin 1): Output of Comparator A. –IN A (Pin 2): Inverting Input of Comparator A. +IN A (Pin 3): Noninverting Input of Comparator A. GND (Pin 4): Ground. +IN B (Pin 5): Noninverting Input of Comparator B. –IN B (Pin 6): Inverting Input of Comparator B. OUT B (Pin 7): Output of Comparator B. V+ (Pin 8): Positive Supply Voltage Exposed Pad (Pin 9, DC Package Only): Ground. The Exposed Pad must be soldered to PCB. SIMPLIFIED SCHEMATIC V+ +IN 750Ω –IN 750Ω OUT GND 6702 SS 6702f 6 LTC6702 APPLICATIONS INFORMATION The LTC6702 device is a fast (500ns delay), low power, low voltage (1.7V to 5.5V supply) general purpose dual comparator. It provides rail-to-rail outputs able to interface to TTL/CMOS, draws low supply currents (30μA/comparator), and has internal hysteresis (approximately 4mV). Hysteresis Each comparator has built-in hysteresis to simplify designs, to insure stable operation in the presence of noise at the inputs, and to reject supply rail noise. The reference voltage applied to the input is not the exact switching threshold value due to the built-in hysteresis. Actual output switching typically occurs within ±2.2mV of the reference voltage, plus or minus the input offset voltage. External positive feedback circuitry can be employed to increase effective hysteresis if desired as shown in Figure 1. This circuitry will provide an apparent effect on both the rising and falling input thresholds (the actual internal trip points remain unaffected). If an inverting configuration with hysteresis is needed, simply swap the VIN and VREF connections. Unused Inputs Any unused inputs should be connected in a way that fixes the output logic state high or low. One easy way to do this is to tie +IN to V+ and –IN to GND. Input Protection External input protection circuitry is only needed if currents would otherwise exceed the absolute maximum rating. Inputs driven further negative than 100mV below ground will not cause damage provided the current is limited to 10mA. ESD protection diodes are provided to prevent damage during handling. Comparator Input The allowable input voltage ranges from 100mV below GND to within 1.2V of the positive supply. The input may be forced below ground without causing an improper output, though some additional input current will begin to flow from the ESD input protection diode. The inputs can reach up to 6V independent of the V+ supply voltage without causing additional input current or damage to the part. As long as one input is within the allowable input voltage range, the LTC6702 will continue to function normally. Comparator Output The comparator output is a push-pull CMOS stage guaranteed to swing to within 350mV of V + and 250mV of ground, over temperature when sourcing or sinking 15mA. No external pull-up/down resistor is required. To Additional Hystersis = Trip Voltages: R3 R1 + •V R3 1 11 + + R1 R2 R3 11 1 + + R1 R2 R3 R1 • V+ R3 VIN(L VIN(H H) = VREF L ) = VREF • R1 • • R1 • VIN R1 + 1/2 LTC6702 R2 VREF – 6702 F01 Example: Additional Hysteresis = 50mV, V + = 5V R1= 10k R2 = 249k R3 = 1M FOR VREF = 0.5V : V IN (L H) = 0.525V V IN (H L) = 0.475V Figure 1. Additional Hysteresis Circuit for Noninverting Configuration 6702f 7 LTC6702 APPLICATIONS INFORMATION maintain micropower operation, the output stage uses a break-before-make circuit. The break interval of this circuit turns off both the pull-up and pull-down devices for tens of nanoseconds before activating the appropriate output transistor (depends on the output transition direction). Any load connected to the output will charge or discharge internal capacitance during this interval. This can create a soft corner during output transitions and also decrease the propagation delay. The Typical Performance Characteristics section shows this behavior under three load conditions: unloaded, 10k to ground and 200Ω to ground. Loads to V+ have a similar affect when the output is transitioning from low to high. Power Supplies The comparator circuitry operates from a single 1.7V to 5.5V. A 0.1μF minimum bypass capacitor is required between the V+ pin and GND. When the output is sinking at least 1mA, a 1μF bypass capacitor is recommended. Pulsing the V+ supply to the comparators on and off may engage the ESD protection circuitry at the V+ pin. If this occurs, current is pulled from the V+ pin through the output stage. Using the recommended supply bypass capacitors with some series resistance in the V+ supply line will help to prevent this action in pulsed supply applications. Level Translators The level translators in the Typical Applications section show an adjustable high-precision voltage reference enabling the user to vary the threshold voltage. Simply adjusting the ratio of the two resistors changes the threshold voltage according to the following equation: VTHR = 0.4 1+ RF RG TYPICAL APPLICATIONS Low to High Level Translator 5.5V LT6650 IN 0.1μF GND FB OUT 500mV 24.9k 1μF 100k 2V 0V – 1/2 LTC6702 OUT 5.5V 0V + 6702 TA02 6702f 8 LTC6702 TYPICAL APPLICATIONS High to Low Level Translator 1.8V LT6650 IN 0.1μF GND FB OUT 500mV 24.9k 1μF 100k 6V 0V – 1/2 LTC6702 OUT 1.8V 0V + 6702 TA03 Micropower Battery Monitor with Fast Response VBATT R1 909k LTC6702 + LT1790-1.25 IN C1 0.1μF R2 332k 0.1μF GND OUT 1μF COMPB OUTB (0V IF VBATT < 2.1V) – – COMPA OUTA (0V IF VBATT < 2.8V) + R3 1M 6702 TA04 6702f 9 LTC6702 PACKAGE DESCRIPTION DC Package 8-Lead Plastic DFN (2mm × 2mm) (Reference LTC DWG # 05-08-1719 Rev Ø) 0.70 ± 0.05 2.55 ± 0.05 1.15 ± 0.05 0.64 ± 0.05 (2 SIDES) PACKAGE OUTLINE 0.25 ± 0.05 0.45 BSC 1.37 ± 0.05 (2 SIDES) RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED R = 0.05 TYP 2.00 ± 0.10 (4 SIDES) R = 0.115 TYP 5 8 0.40 ± 0.10 PIN 1 NOTCH R = 0.20 OR 0.25 × 45° CHAMFER (DC8) DFN 0106 REVØ PIN 1 BAR TOP MARK (SEE NOTE 6) 0.64 ± 0.10 (2 SIDES) 4 0.200 REF 0.75 ± 0.05 1.37 ± 0.10 (2 SIDES) 0.00 – 0.05 1 0.23 ± 0.05 0.45 BSC BOTTOM VIEW—EXPOSED PAD NOTE: 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE 2. DRAWING NOT TO SCALE 3. ALL DIMENSIONS ARE IN MILLIMETERS 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE 6702f 10 LTC6702 PACKAGE DESCRIPTION TS8 Package 8-Lead Plastic TSOT-23 (Reference LTC DWG # 05-08-1637) 0.52 MAX 0.65 REF 2.90 BSC (NOTE 4) 1.22 REF 3.85 MAX 2.62 REF 1.4 MIN 2.80 BSC 1.50 – 1.75 (NOTE 4) PIN ONE ID RECOMMENDED SOLDER PAD LAYOUT PER IPC CALCULATOR 0.65 BSC 0.22 – 0.36 8 PLCS (NOTE 3) 0.80 – 0.90 0.20 BSC DATUM ‘A’ 1.00 MAX 0.01 – 0.10 0.30 – 0.50 REF NOTE: 1. DIMENSIONS ARE IN MILLIMETERS 2. DRAWING NOT TO SCALE 3. DIMENSIONS ARE INCLUSIVE OF PLATING 4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR 5. MOLD FLASH SHALL NOT EXCEED 0.254mm 6. JEDEC PACKAGE REFERENCE IS MO-193 0.09 – 0.20 (NOTE 3) 1.95 BSC TS8 TSOT-23 0802 6702f Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 11 LTC6702 TYPICAL APPLICATION Dual Low Side Current Sense Alarm 5.5V LTC6702 V+ LED B 1k LOAD B ILOADB RSB 0.1 0.1 F LT6650 IN GND FB OUT 500mV 1F 24.9k – COMP B + LED A 1k 37.4k + 61.9k LOAD A ILOADA RSA 0.1 COMP A – GND 6702 TA05 LEDA ON IF ILOADA > 2.5A LEDB ON IF ILOADB > 5.0A RELATED PARTS PART NUMBER LTC1441/LTC1442 LTC1541/LTC1542 LTC1842/LTC1843 LT6660 LT6700-1/LT6700-2/ LT6700-3 LT6703-2/LT6703-3 DESCRIPTION Dual Ultralow Power Comparators with Reference Micropower Amplifier with Comparator and Reference Dual Ultralow Power Comparators with Reference Tiny Micropower Precision Series References Dual Comparators with 400mV Reference Tiny Single Comparator with 400mV Reference COMMENTS 1.182V ±1% Reference, 8μs Propagation Delay, 5.7μA 1.2V ±0.8% Reference, Amplifier Stable with 1000pF Load 1.182V ±1% Reference, 4μs, 3.5μA, Open-Drain Out 0.2% Reference, 20ppm/°C Drift, 20mA Output, 2mm × 2mm DFN Package 1.4V to 18V Operating Range, 18μs Propagation Delay, SOT-23 Package 1.4V to 18V Operating Range, 18μs Propagation Delay, 2mm × 2mm DFN Package 6702f 12 Linear Technology Corporation (408) 432-1900 ● FAX: (408) 434-0507 ● LT 0907 • PRINTED IN USA 1630 McCarthy Blvd., Milpitas, CA 95035-7417 www.linear.com © LINEAR TECHNOLOGY CORPORATION 2007
LTC6702CTS8-TRPBF 价格&库存

很抱歉,暂时无法提供与“LTC6702CTS8-TRPBF”相匹配的价格&库存,您可以联系我们找货

免费人工找货