0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
LTC7543GKN

LTC7543GKN

  • 厂商:

    LINER

  • 封装:

  • 描述:

    LTC7543GKN - Improved Industry Standard Serial 12-Bit Multiplying DACs - Linear Technology

  • 数据手册
  • 价格&库存
LTC7543GKN 数据手册
LTC7543/LTC8143 Improved Industry Standard Serial 12-Bit Multiplying DACs FEATURES s s s s s DESCRIPTION The LTC® 7543/LTC8143 are serial-input 12-bit multiplying digital-to-analog converters (DACs). They are superior pin compatible replacements for the AD7543 and DAC-8143. Improvements include better accuracy, better stability over temperature and supply variations, lower sensitivity to output amplifier offset, tighter timing specifications and lower output capacitance. An easy-to-use serial interface includes an asynchronous CLEAR input for systems requiring initialization to a known state. The LTC8143 has a serial data output to allow daisychaining multiple DACs on a 3-wire interface bus. These DACs are extremely versatile. They can be used for 2-quadrant and 4-quadrant multiplying, programmable gain and single supply applications, such as noninverting voltage output and biased or offset ground mode. Parts are available in 16-pin PDIP and SO packages and are specified over the extended industrial temperature range, – 40°C to 85°C. , LTC and LT are registered trademarks of Linear Technology Corporation. s s s s s Improved Direct Replacement for AD7543 and DAC-8143 Low Cost DNL and INL Over Temperature: ± 0.5LSB Easy, Fast and Flexible Serial Interface Daisy-Chain 3-Wire Interface for Multiple DAC Systems (LTC8143) 1LSB Maximum Gain Error Over Temperature Eliminates Adjustment Asynchronous Clear Input for Initialization Four-Quadrant Multiplication Low Power Consumption 16-Pin PDIP and SO Packages APPLICATIONS s s s s s Process Control and Industrial Automation Remote Microprocessor-Controlled Systems Digitally Controlled Filters and Power Supplies Programmable Gain Amplifiers Automatic Test Equipment TYPICAL APPLICATION Multiplying DAC Has Easy 3-Wire Serial Interface VIN 5V 14 15 16 RFB VDD VREF 1 OUT 1 STB1 LTC7543 SRI LTC8143 LD1 OUT 2 2 DGND AGND 12 3 33pF INTEGRAL NONLINEARITY (LSB) Integral Nonlinearity Over Temperature 1.0 0.5 TA = 85°C 0 TA = – 40°C –0.5 TA = 25°C CLOCK DATA LOAD 7 5 + – 4 LT ®1097 VOUT 7543/8143 TA01 –1.0 0 512 1024 1536 2048 2560 3072 3584 4095 DIGITAL INPUT CODE 7543/8143 TA02 U U U 1 LTC7543/LTC8143 ABSOLUTE MAXIMUM RATINGS VDD to AGND .............................................. – 0.5V to 7V VDD to DGND .............................................. – 0.5V to 7V AGND to DGND ............................................ VDD + 0.5V DGND to AGND ............................................ VDD + 0.5V Digital Inputs to DGND ............... – 0.5V to (VDD + 0.5V) VOUT1, VOUT2 to AGND ................. – 0.5V to (VDD + 0.5V) VREF to AGND, DGND............................................ ± 25V VRFB to AGND, DGND ........................................... ± 25V Maximum Junction Temperature .......................... 150°C Operating Temperature Range ............... – 40°C to 85°C Storage Temperature Range ................ – 65°C to 150°C Lead Temperature (Soldering, 10 sec).................. 300°C PACKAGE/ORDER INFORMATION TOP VIEW OUT 1 OUT 2 AGND STB1 LD1 NC (LTC7543) SRO (LTC8143) SRI STB2 1 2 3 4 5 6 7 8 16 RFB 15 VREF 14 VDD 13 CLR 12 DGND 11 STB4 10 STB3 9 LD2 ORDER PART NUMBER LTC7543GKN LTC7543KN LTC7543GKSW LTC7543KSW LTC8143EN LTC8143FN LTC8143ESW LTC8143FSW N PACKAGE 16-LEAD PDIP SW PACKAGE 16-LEAD PLASTIC SO WIDE TJMAX = 150°C, θJA = 100°C/ W (N) TJMAX = 150°C, θJA = 130°C/ W (SW) Consult factory for Military grade parts. ACCURACY CHARACTERISTICS – LTC7543 VDD = 5V, VREF = 10V, VOUT1 = VOUT2 = AGND = DGND =0V, TA = TMIN to TMAX, unless otherwise specified. SYMBOL PARAMETER Resolution INL DNL GE Integral Nonlinearity (Relative Accuracy) Differential Nonlinearity Gain Error Gain Temperature Coefficient (∆Gain/∆Temp) ILKG Output Leakage Current Zero-Scale Error PSRR Power Supply Rejection Ratio VDD = 5V ± 5% (Note 1) Guaranteed Monotonic, TMIN to TMAX (Note 2) (Note 3) (Note 4) TA = 25°C TMIN to TMAX TA = 25°C TMIN to TMAX TA = 25°C TMIN to TMAX CONDITIONS q q q q q LTC7543GK MIN TYP MAX 12 ± 0.5 ± 0.5 ±1 ±1 1 5 ±1 ± 10 ± 0.006 ± 0.06 ± 0.0001 ± 0.002 MIN 12 LTC7543K TYP MAX ± 0.5 ± 0.5 ±2 ±2 1 5 ±1 ± 10 ± 0.006 ± 0.06 ± 0.0001 ± 0.002 UNITS Bits LSB LSB LSB LSB ppm/ °C nA nA LSB LSB %/% q q q 2 U W U U WW W LTC7543/LTC8143 ACCURACY CHARACTERISTICS – LTC8143 VDD = 5V, VREF = 10V, VOUT1 = VOUT2 = AGND = DGND = 0V, TA = TMIN to TMAX, unless otherwise specified. SYMBOL PARAMETER Resolution INL DNL GE Integral Nonlinearity (Relative Accuracy) Differential Nonlinearity Gain Error Gain Temperature Coefficient (∆Gain/∆Temp) ILKG Output Leakage Current Zero-Scale Error PSRR Power Supply Rejection Ratio VDD = 5V ±5% (Note 1) Guaranteed Monotonic, TMIN to TMAX (Note 2) (Note 3) (Note 4) TA = 25°C TMIN to TMAX TA = 25°C TMIN to TMAX TA = 25°C TMIN to TMAX CONDITIONS q q q q q MIN 12 LTC8143E TYP MAX ± 0.5 ± 0.5 ±1 ±2 1 5 ±5 ± 25 ± 0.03 ± 0.15 ± 0.0001 ± 0.002 MIN 12 LTC8143F TYP MAX ±1 ±1 ±2 ±2 1 5 ±5 ± 25 ± 0.03 ± 0.15 ± 0.0001 ± 0.002 UNITS Bits LSB LSB LSB LSB ppm/ °C nA nA LSB LSB %/% q q q ELECTRICAL CHARACTERISTICS – LTC7543/LTC8143 VDD = 5V, VREF = 10V, VOUT1 = VOUT2 = AGND = DGND = 0V, TA = TMIN to TMAX, unless otherwise specified. LTC7543/LTC8143 ALL GRADES MIN TYP MAX q SYMBOL PARAMETER Reference Input RREF VREF Input Resistance Output Current Settling Time Multiplying Feedthrough Error Digital-to-Analog Glitch Energy THD Total Harmonic Distortion Output Noise Voltage Density Analog Outputs (Note 3) COUT Output Capacitance CONDITIONS (Note 5) (Notes 6, 7) VREF = ± 10V, 10kHz Sinewave (Notes 6, 8) (Note 9) (Note 10) DAC Register Loaded to All 1s DAC Register Loaded to All 0s COUT1 COUT2 COUT1 COUT2 UNITS kΩ µs mVP-P nV-sec dB nV/ √Hz pF pF pF pF V 8 11 0.25 0.8 2 – 108 15 1 2 20 – 92 13 AC Performance (Note 3) q q q q q q q q q 60 20 30 50 2.4 90 60 60 90 Digital Inputs VIH VIL IIN CIN VOH VOL Digital Input High Voltage Digital Input Low Voltage Digital Input Current Digital Input Capacitance Digital Output High Digital Output Low VIN = 0V to VDD (Note 3), VIN = 0V IOH = – 200µA IOL = 1.6mA q q q q 0.8 0.001 ±1 8 4 0.4 V µA pF V V Digital Outputs: SRO (LTC8143 Only) q q 3 LTC7543/LTC8143 ELECTRICAL CHARACTERISTICS – LTC7543/LTC8143 VDD = 5V, VREF = 10V, VOUT1 = VOUT2 = AGND = DGND = 0V, TA = TMIN to TMAX, unless otherwise specified. LTC7543/LTC8143 ALL GRADES MIN TYP MAX q q q q q q q q q SYMBOL tDS1 tDS2 tDS3 tDS4 tDH1 tDH2 tDH3 tDH4 tSRI PARAMETER Serial Input to Strobe Setup Time (tSTB = 80ns) CONDITIONS STB1 Used as the Strobe STB2 Used as the Strobe STB3 Used as the Strobe STB4 Used as the Strobe UNITS ns ns ns ns ns ns ns ns ns ns ns ns ns ns Timing Characteristics (Note 3) 50 20 0 0 30 50 80 80 80 80 80 140 0 80 220 150 4.75 120 80 5 5.25 0.1 2 5 –5 – 30 – 30 10 25 55 55 Serial Input to Strobe Hold Time (tSTB = 80ns) STB1 Used as the Strobe STB2 Used as the Strobe STB3 Used as the Strobe STB4 Used as the Strobe Serial Input Data Pulse Width (Note 11) (Note 12) tSTB1, tSTB2, Strobe Pulse Width tSTB3, tSTB4 tSTB1, tSTB2, Strobe Pulse Width tSTB3, tSTB4 tLD1, tLD2 tASB tCLR tPD tPD1 Power Supply VDD IDD Supply Voltage Supply Current Load Pulse Width LSB Strobed into Input Register to Load DAC Register Time Clear Pulse Width STB2, STB3, STB4 Strobe to SRO Propagation Delay STB1 to SRO Propagation Delay q q q q q SRO Timing Characteristics (LTC8143 Only) CL = 50pF CL = 50pF q q ns ns V mA mA q Digital Inputs = 0V or VDD Digital Inputs = VIH or VIL q q The q denotes specifications which apply over the full operating temperature range. Note 1: ± 0.5LSB = ± 0.012% of full scale. Note 2: Using internal feedback resistor. Note 3: Guaranteed by design, not subject to test. Note 4: IOUT1 with DAC register loaded with all 0s or IOUT2 with DAC register loaded with all 1s. Note 5: Typical temperature coefficient is 100ppm/°C. Note 6: OUT 1 load = 100Ω in parallel with 13pF. Note 7: To 0.01% for a full-scale change, measured from falling edge of LD1 or LD2. Note 8: VREF = 0V. DAC register contents changed from all 0s to all 1s or from all 1s to all 0s. Note 9: VREF = 6VRMS at 1kHz. DAC register loaded with all 1s. Note 10: Calculation from en = √4KTRB where: K = Boltzmann constant (J/K°); R = resistance (Ω); T = resistor temperature (°K); B = bandwidth (Hz). Note 11: Minimum high time for STB1, STB2, STB4. Minimum low time for STB3. Note 12. Minimum low time for STB1, STB2, STB4. Minimum high time for STB3. 4 LTC7543/LTC8143 BLOCK DIAGRAM CLR 13 LD1 5 LD2 9 STB1 4 STB2 8 STB3 10 STB4 11 TI I G DIAGRA STROBE INPUT STB1, STB2, STB4 (INVERT FOR STB3) SRI PREVIOUS WORD LD1, LD2 SRO (LTC8143 ONLY) BIT 1 (MSB) PREVIOUS WORD W W 20k VREF 15 40k 40k 40k 40k 40k 40k 40k 10k 20k 20k 16 RFB 1 OUT 1 VDD 14 DECODER 2 OUT 2 3 AGND CLR LOAD BIT 1 (MSB) BIT 2 BIT 3 DAC REGISTER BIT 4 BIT 12 (LSB) CLK OUT INPUT 12-BIT SHIFT REGISTER IN 7 SRI 6 SRO LTC8143 ONLY DGND 12 7543/8143 BD UW tDS1 tDS2 tDS3 tDS4 tDH1 tDH2 tDH3 tDH4 tSTB1 tSTB2 tSTB3 tSTB4 tSTB1 tSTB2 tSTB3 tSTB4 tSRI BIT 1 MSB BIT 2 BIT 11 BIT 12 LSB tASB tLD1 tLD2 tPD tPD1 BIT 1 (MSB) CURRENT WORD BIT 2 BIT 3 BIT 12 LSB 7543/8143 TD01 5 LTC7543/LTC8143 TRUTH TABLES Table 1. LTC7543/LTC8143 Input Register CONTROL INPUTS STB1 STB2 STB3 STB4 0 1 0 0 1 0 0 0 0 0 0 1 1 X X X X 1 X X X X 0 X X X X 1 Input Register Operation (LTC8143: SRO Operation) Serial Data Bit on SRI Loaded into Input Register, MSB First (LTC8143: Data Bit or SRI Appears on SRO Pin After 12 Clocked Bits) No Input Register Operation (LTC8143: No SRO Operation) Table 2. LTC7543/LTC8143 DAC Register CONTROL INPUTS CLR 0 1 1 1 LD1 X 1 X 0 LD2 X X 1 0 DAC Register Operation Reset DAC Register to All 0s (Asynchronous Operation; No Effect on Input Register) No DAC Register Operation Load DAC Register with the Contents of Input Register TYPICAL APPLICATIONS Unipolar Operation (2-Quadrant Multiplication) VREF –10V TO 10V 0.1µF 10 4 7 5 6 9 8 11 OUT 1 OUT 2 2 12 TO NEXT DAC FOR DAISY-CHAINING (LTC8143) 3 7543/8143 TA03 Unipolar Binary Code Table DIGITAL INPUT BINARY NUMBER IN DAC REGISTER MSB LSB 1111 1000 0000 0000 1111 0000 0000 0000 1111 0000 0001 0000 ANALOG OUTPUT VOUT – VREF (4095/4096) – VREF (2048/4096) = – VREF /2 – VREF (1/4096) 0V 6 + – µP U 5V 13 14 15 16 33pF 1 STB3 CLR VDD VREF RFB STB1 SRI LTC7543 LD1 SRO (LTC8143) LTC8143 LD2 STB2 STB4 DGND AGND LT1097 VOUT 0V TO –VREF LTC7543/LTC8143 TYPICAL APPLICATIONS Bipolar Operation (4-Quadrant Multiplication) VREF –10V TO 10V 5V 0.1µF R2 20k 33pF OUT 1 LTC7543 LTC8143 OUT 2 DGND 12 AGND 3 7543/8143 TA04 14 VDD Bipolar Offset Binary Code Table DIGITAL INPUT BINARY NUMBER IN DAC REGISTER MSB LSB 1111 1000 1000 0111 0000 1111 0000 0000 1111 0000 1111 0001 0000 1111 0000 ANALOG OUTPUT VOUT VREF (2047/2048) VREF (1/2048) 0V – VREF (1/2048) – VREF (2048/2048) = – VREF Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. + 2 – + (LOGIC INPUTS OMITTED FOR CLARITY) – U 15 VREF 16 RFB 1 R3 20k R1 10k 1/2 LT1112 1/2 LT 1112 VOUT 7 LTC7543/LTC8143 PACKAGE DESCRIPTION 0.300 – 0.325 (7.620 – 8.255) 0.130 ± 0.005 (3.302 ± 0.127) 0.015 (0.381) MIN 0.009 – 0.015 (0.229 – 0.381) ( +0.025 0.325 –0.015 +0.635 8.255 –0.381 ) 0.125 (3.175) MIN 0.100 ± 0.010 (2.540 ± 0.254) *THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTURSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm). 0.005 (0.127) RAD MIN 0.291 – 0.299 (7.391 – 7.595) (NOTE 2) 0.010 – 0.029 × 45° (0.254 – 0.737) 0.093 – 0.104 (2.362 – 2.642) 0° – 8° TYP 0.050 (1.270) TYP 0.009 – 0.013 (0.229 – 0.330) NOTE 1 0.016 – 0.050 (0.406 – 1.270) NOTE: 1. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS. THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS. 2. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 INCH (0.15mm). RELATED PARTS PART NUMBER LTC1257 LTC1451/LTC1452/LTC1453 LTC7541A LTC8043 DESCRIPTION Complete Serial I/O VOUT 12-Bit DAC Complete Serial I/O VOUT 12-Bit DACs Parallel I/O Mulitplying 12-Bit DAC Serial Mulitplying 12-Bit DAC COMMENTS 5V to 15V Single Supply in 8-Pin SO and PDIP 3V/5V Single Supply in 8-Pin SO and PDIP 12-Bit Wide Input 8-Pin SO and PDIP 8 Linear Technology Corporation 1630 McCarthy Blvd., Milpitas, CA 95035-7487 (408) 432-1900 q FAX: (408) 434-0507 q TELEX: 499-3977 U Dimension in inches (millimeters) unless otherwise noted. N Package 16-Lead Plastic DIP 0.770* (19.558) MAX 16 15 14 13 12 11 10 9 0.045 – 0.065 (1.143 – 1.651) 0.255 ± 0.015* 0.065 (6.477 ± 0.381) (1.651) TYP 0.045 ± 0.015 (1.143 ± 0.381) 1 0.018 ± 0.003 (0.457 ± 0.076) 2 3 4 5 6 7 8 N16 0694 S Package 16-Lead Plastic SOL 0.398 – 0.413 (10.109 – 10.490) (NOTE 2) 16 0.037 – 0.045 (0.940 – 1.143) 15 14 13 12 11 10 9 NOTE 1 0.394 – 0.419 (10.007 – 10.643) 0.004 – 0.012 (0.102 – 0.305) 0.014 – 0.019 (0.356 – 0.482) TYP 1 2 3 4 5 6 7 8 SOL16 0392 LT/GP 0695 10K • PRINTED IN USA © LINEAR TECHNOLOGY CORPORATION 1995
LTC7543GKN 价格&库存

很抱歉,暂时无法提供与“LTC7543GKN”相匹配的价格&库存,您可以联系我们找货

免费人工找货