19-5335; Rev 0; 6/10
TION KIT EVALUA BLE ILA AVA
Stereo Audio Codec with FLEXSOUND Technology
Features
S S S S S S S S S 5.6mW Power Comsumption (DAC to HP at 97dB DR) 101dB DR Stereo DAC (8kHz < fS < 96kHz) 93dB DR Stereo ADC (8kHz < fS < 96kHz) Stereo Low EMI Class D Amplifiers 950mW/Channel (8I, VSPKVDD_ = 4.2V) Efficient Class H Headphone Amplifier Differential Receiver Amplifier/Stereo Line Outputs 2 Stereo Single-Ended/Mono Differential Line Inputs 3 Differential Microphone Inputs FLEXSOUND Technology 5-Band Parametric EQ Automatic Level Control (ALC) Excursion Limiter Speaker Power Limiter Speaker Distortion Limiter Microphone Automatic Gain Control and Noise Gate Dual I2S/PCM/TDM Digital Audio Interfaces Asynchronous Digital Mixing Supports Master Clock Frequencies from 10MHz to 60MHz RF Immune Analog Inputs and Outputs Extensive Click-and-Pop Reduction Circuitry Available in 63-Bump WLP Package (3.80mm x 3.30mm, 0.4mm Pitch)
General Description
The MAX98088 is a full-featured audio codec whose high performance and low power consumption make it ideal for portable applications. Class D speaker amplifiers provide efficient amplification for two speakers. Low radiated emissions enable completely filterless operation. Integrated bypass switches optionally connect an external amplifier to the transducer when the Class D amplifiers are disabled. The IC features a stereo Class H headphone amplifier that utilizes a dual-mode charge pump to maximize efficiency while outputting a ground referenced signal that does not require output coupling capacitors. The IC also features a mono differential amplifier that can also be configured as a stereo line output. Three differential analog microphone inputs are available as well as support for two PDM digital microphones. Integrated switches allow microphone signals to be routed out to external devices. Two flexible single-ended or differential line inputs may be connected to an FM radio or other sources. Integrated FLEXSOUNDK technology improves loudspeaker performance by optimizing the signal level and frequency response while limiting the maximum distortion and power at the output to prevent speaker damage. Automatic gain control (AGC) and a noise gate optimize the signal level of microphone input signals to make best use of the ADC dynamic range. The device is fully specified over the -40NC to +85NC extended temperature range.
FLEXSOUND is a trademark of Maxim Integrated Products, Inc.
MAX98088
S S S S S S
Ordering Information
PART MAX98088EWY+ TEMP RANGE -40NC to +85NC PIN-PACKAGE 63 WLP
+Denotes lead(Pb)-free/RoHS-compliant package.
Simplified Block Diagram
I2C I2S/PCM I2S/PCM RECEIVER/LINEOUT AMPS CONTROL DIGITAL MICROPHONE INPUT DIGITAL AUDIO INTERFACE DIGITAL AUDIO INTERFACE
FLEXSOUND TECHNOLOGY ADC • 5-BAND PARAMETRIC EQ • AUTOMATIC LEVEL CONTROL • LOUDSPEAKER PROCESSING • EXCURSION LIMITER • THD LIMITER • POWER LIMITER • MICROPHONE PROCESSING • AUTOMATIC GAIN CONTROL • NOISE GATE • ASYNCHRONOUS DIGITAL MIXING SPEAKER AMP
DAC
MIX LINEIN A1 ADC LINEIN A2
SPEAKER AMP MIX DAC HEADPHONE AMP
+
LINEIN B1
MAX98088
LINEIN B2
+
HEADPHONE AMP
_______________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
Stereo Audio Codec with FLEXSOUND Technology MAX98088
Table of ConTenTs
General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Simplified Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Functional Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Digital Input/Output Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Input Clock Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Audio Interface Timing Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Digital Microphone Timing Characterstics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 I2C Timing Characterstics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Microphone to ADC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Line to ADC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Line In Pin Direct to ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Digital Loopback . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Analog Loopback . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 DAC to Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Line to Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 DAC to Line Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Line to Line Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 DAC to Speaker. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Line to Speaker . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 DAC to Headphone . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 Lint to Headphone. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 Speaker Bypass Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 Detailed Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 I2C Slave Address. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63 Microphone Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 Line Inputs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 ADC Input Mixers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
2
Stereo Audio Codec with FLEXSOUND Technology MAX98088
Table of ConTenTs (continued)
Record Path Signal Processing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 Microphone AGC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 Noise Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 ADC Record Level Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 Sidetone . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 Digital Audio Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 Clock Control. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81 Sample Rate Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 Passband Filtering. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85 Playback Path Signal Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 Automatic Level Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 Parametric Equalizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 Playback Level Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 DAC Input Mixers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 Receiver Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93 Receiver Output Mixer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 Receiver Output Volume . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95 Speaker Amplifiers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 Speaker Output Mixers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 Speaker Amplifier Signal Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 Excursion Limiter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 Speaker Output Volume . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 Power Limiter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101 Distortion Limiter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 Headphone . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103 DirectDrive Headphone Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103 Charge Pump . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103 Class H Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104 Headphone Output Mixers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 Headphone Output Volume . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106 Output Bypass Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107 Click-and-Pop Reduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108 Jack Detection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109 Jack Detection and Removal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
3
Stereo Audio Codec with FLEXSOUND Technology MAX98088
Table of ConTenTs (continued)
Battery Measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110 Device Status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111 I2C Serial Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112 Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112 START and STOP Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112 Early STOP Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112 Device Revision. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112 Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 Write Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 Read Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 Application Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .115 Typical Operating Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115 Filterless Class D Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117 RF Susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117 Startup/Shutdown Sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117 Component Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 Optional Ferrite Bead Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 Input Capacitor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 Charge-Pump Capacitor Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 Charge-Pump Flying Capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 Charge-Pump Holding Capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119 Unused Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119 Recommended PCB Routing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 Supply Bypassing, Layout, and Grounding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 WLP Applications Information (MAX98088) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121 Package Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123
4
F4 D1 G4 DVDD AVDD G5 BCLKS1 LRCLKS2 PORT S2 SDOUTS2 SDINS2 DVDDS2 PORT S1 LRCLKS1 SDOUTS1 SDINS1 DVDDS1 BCLKS2 D4 D2 E4 E1 F2 F3 G1 G3 G2 MCLK
F5
E5
E2
SDA SCL IRQ
I2C
SEL1 BCLK1 SDIN1 BCLK2 LRCLK1 LRCLK2 SDOUT1 SDOUT2 SDIN2
SEL2
MAX98088
REF BIAS REG G6 F6
E6 JACKSNS DAI1 MAS1 BIT CLOCK FRAME CLOCK DATA OUTPUT DATA INPUT BIT CLOCK FRAME CLOCK DATA OUTPUT DATA INPUT MAS1 HIZOFF1 MAS2 MAS2 HIZOFF2 DAI2
JACK DETECTION
JDETEN
F7 MICBIAS MUX LBEN2
REG
LBEN1
RECVOLL: +8dB TO -62dB MIX 0dB RECLEN
MBEN
+
LTEN1 MIXRECL DVST: 0dB TO -60dB DV1G: 0/6/12/18dB
RECP/ LOUTL/ RXINP
A6
CLOCK CONTROL SIDETONE MIX DSTS MULTI BAND ALC DVEQ1: 0dB TO -15dB NOISE GATE EQ1EN EXCURSION LIMITER MIX MIXDAL DACL DALEN EQ2EN DVEQ2: 0dB TO -15dB MIXRECR MIX
RECVOLR: +8dB TO -62dB 0dB LINEMODE
RECBYP
MIC1P/ E8 DIGMICDATA
+
FLEXSOUNDTM TECHNOLOGY
RECP/ LOUTR/ RXINP RECREN SPVOLL: +8dB TO -62dB
B6
PGAM1: +20dB TO 0dB
MIC1N/ F8 DIGMICCLK
SPKBYP
SPKLVDD SPKLP MIX +6dB SPLEN MIXSPL SPKLGND POWER/ DISTORTION LIMITER SPKRVDD SPKRP MIX SPVOLR: +8dB TO -62dB MIXSPR +6dB SPREN SPKRGND SPKRN SPKLN
A3, B3 A4, B4 A5, B5 C4, C5 C3, D3 C1, C2 A1, B1 A2, B2
EXTMIC 5-BAND PARAMETRIC EQ 5-BAND PARAMETRIC EQ
MIC2BYP MODE1 AVFLT ADLEN MIX DV2: 0dB TO -15dB DCB2 ADCL AUDIO/ FILTERS AUDIO/ VOICE FILTERS
PA1EN: 0/20/30dB
AUTOMATIC GAIN CONTROL
G9 MIC2P
PGAM2: +20dB TO 0dB
G8 MIC2N
EXTMIC
INABYP MIXADL SRMIX_ MODE SAMPLE RATE CONVERTER
PA2EN: 0/20/30dB
AVLG: 0/6/ 12/18dB AVL:0dB TO -15dB
AVRG: 0/6/ 12/18dB AVR:0dB TO -15dB
PGAINA: +20dB TO -6dB INADIFF ADCR ADREN MIXADR DV1: 0dB TO -15dB
F9 INA1/EXTMICP
MIX
AUDIO/ VOICE FILTERS MODE1 DVFLT MIX MIXDAR DACR DAREN
E9 INA2/EXTMICN
+
PGAINA: +20dB TO -6dB
MIX
MIXHPL_ PATH SEL
HPVOLL: +3dB TO -67dB HPLEN MIXHPL
HPL
C9
PGAINB: +20dB TO -6dB
HPSNS
C8
E7 INB1
INBDIFF MIX
MIXHPR_ PATH SEL
D8 INB2
+
PGAINB: +20dB TO -6dB
HPVOR: +3dB TO -67dB
HPR MIXHPR HPREN PVDD CHARGE PUMP HPVDD HPVSS C1N C1P B9 A8 B8 B7 HPGND
D9
A7 A9
Stereo Audio Codec with FLEXSOUND Technology
Functional Diagram
MAX98088
5
Stereo Audio Codec with FLEXSOUND Technology MAX98088
ABSOLUTE MAXIMUM RATINGS
(Voltages with respect to AGND.) DVDD, AVDD, HPVDD .........................................-0.3V to +2.2V SPKLVDD, SPKRVDD, DVDDS1, DVDDS2 ..........-0.3V to +6.0V DGND, HPGND, SPKLGND, SPKRGND ..............-0.1V to +0.1V HPVSS ............................... (HPGND - 2.2V) to (HPGND + 0.3V) C1N .................................... (HPVSS - 0.3V) to (HPGND + 0.3V) C1P .....................................(HPGND - 0.3V) to (HPVDD + 0.3V) REF, MICBIAS ................................. -0.3V to (SPKLVDD + 0.3V) MCLK, SDINS1, SDINS2, JACKSNS, SDA, SCL, IRQ .................................................-0.3V to +6.0V LRCLKS1, BCLKS1, SDOUTS1 ......... -0.3V to (DVDDS1 + 0.3V) LRCLKS2, BCLKS2, SDOUTS2 ......... -0.3V to (DVDDS2 + 0.3V) REG, INA1, INA2, INB1, INB2, MIC1P/DIGMICDATA, MIC1N/DIGMICCLK, MIC2P, MIC2N ...............-0.3V to +2.2V HPSNS ............................... (HPGND - 0.3V) to (HPGND + 0.3V) HPL, HPR ............................ (HPVSS - 0.3V) to (HPVDD + 0.3V) RECP, RECN ..............(SPKLGND - 0.3V) to (SPKLVDD + 0.3V) SPKLP, SPKLN ...........(SPKLGND - 0.3V) to (SPKLVDD + 0.3V) SPKRP, SPKRN .........(SPKRGND - 0.3V) to (SPKRVDD + 0.3V) Continuous Power Dissipation (TA = +70NC) 63-Bump WLP (derate 25.6mW/NC above +70NC)........2.05W Operating Temperature Range .......................... -40NC to +85NC Storage Temperature Range............................ -65NC to +150NC Soldering Temperature (reflow) ......................................+260NC
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(VAVDD = VPVDD = VDVDD = VDVDDS1 = VDVDDS2 = +1.8V, VSPKLVDD = VSPKRVDD = 3.7V. Speaker loads (ZSPK) connected between SPK_P and SPK_N. Receiver load (RREC) connected between RECP and RECN. Headphone loads (RHP) connected from HPL or HPR to HPGND. Line out loads (RLOAD) connected from LOUTL and LOUTR to ground. RLOAD = RHP = J, RREC = J, ZSPK = J, CREF = 2.2FF, CMICBIAS = CREG = 1FF, CC1N-C1P = 1FF, CHPVDD = CHPVSS = 1FF. AVMICPRE_ = +20dB, AVMICPGA_ = 0dB, AVDACATTN = 0dB, AVDACGAIN = 0dB, AVADCLVL = 0dB, AVADCGAIN = 0dB, AVPGAIN_ = 0dB, AVHP_ = 0dB, AVREC = 0dB, AVSPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. TA = +25NC, unless otherwise noted.) (Note 1) PARAMETER POWER SUPPLY VSPKLVDD, VSPKRVDD Supply Voltage Range Guaranteed by PSRR VDVDD, VAVDD, VPVDD VDVDDS1, VDVDDS2 Analog Full-duplex 8kHz mono, Speaker receiver output Digital Total Supply Current (Notes 2 and 3) IVDD DAC playback 48kHz stereo, headphone outputs DAC playback 48kHz stereo, speaker outputs Shutdown Supply Current (Note 2) REF Voltage REG Voltage Shutdown to Full Operation SLEW = 0 SLEW = 1 Analog Speaker Digital Analog Speaker Digital Analog TA = +25NC Speaker Digital 2.8 1.65 1.65 4.5 1.6 1.3 1.9 0.001 2.47 3.6 6.41 2.49 0.2 0.01 1 2.5 0.79 30 17 1.8 5.5 2 3.6 8 2.3 2 3 0.0058 3.5 6.5 8.5 3.5 2 1 5 V V ms FA mA V SYMBOL CONDITIONS MIN TYP MAX UNITS
6
Stereo Audio Codec with FLEXSOUND Technology
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VPVDD = VDVDD = VDVDDS1 = VDVDDS2 = +1.8V, VSPKLVDD = VSPKRVDD = 3.7V. Speaker loads (ZSPK) connected between SPK_P and SPK_N. Receiver load (RREC) connected between RECP and RECN. Headphone loads (RHP) connected from HPL or HPR to HPGND. Line out loads (RLOAD) connected from LOUTL and LOUTR to ground. RLOAD = RHP = J, RREC = J, ZSPK = J, CREF = 2.2FF, CMICBIAS = CREG = 1FF, CC1N-C1P = 1FF, CHPVDD = CHPVSS = 1FF. AVMICPRE_ = +20dB, AVMICPGA_ = 0dB, AVDACATTN = 0dB, AVDACGAIN = 0dB, AVADCLVL = 0dB, AVADCGAIN = 0dB, AVPGAIN_ = 0dB, AVHP_ = 0dB, AVREC = 0dB, AVSPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. TA = +25NC, unless otherwise noted.) (Note 1) PARAMETER SYMBOL CONDITIONS fS = 8kHz, MODE = 0 (IIR voice), AVMICPRE_ = 0dB (Note 4) VIN = 0.1VP-P, fS = 8kHz, f = 1kHz THD+N AVMICPRE_ = 0dB, VIN = 1VP-P, f = 1kHz AVMICPRE_ = +30dB, VIN = 32mVP-P, f = 1kHz CMRR VIN = 100mVP-P, f = 217Hz VAVDD = 1.65V to 1.95V, input referred, MIC inputs floating Power-Supply Rejection Ratio f = 217Hz, VRIPPLE = 100mVP-P, AVADC = 0dB, input referred f = 1kHz, VRIPPLE = 100mVP-P, AVADC = 0dB, input referred f = 10kHz, VRIPPLE = 100mVP-P, AVADC = 0dB, input referred MODE = 0 (IIR voice) 8kHz 1kHz, 0dB input, highpass filter disabled measured from analog input to digital output MODE = 0 (IIR voice) 16kHz MODE = 1 (FIR audio) 8kHz MODE = 1 (FIR audio) 48kHz MICROPHONE PREAMP Full-Scale Input Preamplifier Gain AVMICPRE_ = 0dB PA1EN/PA2EN = 01 AVMICPRE_ (Note 5) PA1EN/PA2EN = 10 PA1EN/PA2EN = 11 PGA Gain MIC Input Resistance AVMICPGA_ (Note 5) RIN_MIC PGAM1/PGAM2 = 0x00 PGAM1/PGAM2 = 0x14 19.5 29.5 19 1.05 0 20 30 20 0 50 20.5 30.5 21 dB kI dB VP-P 50 MIN TYP MAX UNITS MICROPHONE TO ADC PATH Dynamic Range Total Harmonic Distortion + Noise Common-Mode Rejection Ratio DR 88 -77 -84 -70 62 62 62 dB 62 53 2.2 1.1 ms 4.5 0.76 dB dB dB
MAX98088
PSRR
Path Phase Delay
All gain settings, measured at MIC1P/ MIC1N/MIC2P/MIC2N
7
Stereo Audio Codec with FLEXSOUND Technology MAX98088
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VPVDD = VDVDD = VDVDDS1 = VDVDDS2 = +1.8V, VSPKLVDD = VSPKRVDD = 3.7V. Speaker loads (ZSPK) connected between SPK_P and SPK_N. Receiver load (RREC) connected between RECP and RECN. Headphone loads (RHP) connected from HPL or HPR to HPGND. Line out loads (RLOAD) connected from LOUTL and LOUTR to ground. RLOAD = RHP = J, RREC = J, ZSPK = J, CREF = 2.2FF, CMICBIAS = CREG = 1FF, CC1N-C1P = 1FF, CHPVDD = CHPVSS = 1FF. AVMICPRE_ = +20dB, AVMICPGA_ = 0dB, AVDACATTN = 0dB, AVDACGAIN = 0dB, AVADCLVL = 0dB, AVADCGAIN = 0dB, AVPGAIN_ = 0dB, AVHP_ = 0dB, AVREC = 0dB, AVSPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. TA = +25NC, unless otherwise noted.) (Note 1) PARAMETER MICROPHONE BIAS MICBIAS Output Voltage Load Regulation Line Regulation Ripple Rejection VMICBIAS ILOAD = 1mA ILOAD = 1mA to 2mA VSPKLVDD = 2.8V to 5.5V f = 217Hz, VRIPPLE (SPKLVDD) = 100mVP-P f = 10kHz, VRIPPLE (SPKLVDD) = 100mVP-P A-weighted, f = 20Hz to 20kHz P-weighted, f = 20Hz to 4kHz f = 1kHz MICROPHONE BYPASS SWITCH On-Resistance Total Harmonic Distortion + Noise Off-Isolation Off-Leakage Current LINE INPUT TO ADC PATH Dynamic Range (Note 4) Total Harmonic Distortion + Noise Gain Error DR THD+N INA pin direct, fS = 48kHz, MODE = 1 (FIR audio) VIN = 1VP-P, f = 1kHz DC accuracy VAVDD = 1.65V to 1.95V, input referred, line inputs floating Power-Supply Rejection Ratio f = 217Hz, VRIPPLE = 100mVP-P, AVADC = 0dB, input referred f = 1kHz, VRIPPLE = 100mVP-P, AVADC = 0dB, input referred f = 10kHz, VRIPPLE = 100mVP-P, AVADC = 0dB, input referred 57 93 82 1 68 72 dB 70 60 74 dB dB % RON THD+N IMIC1_ = 100mA, INABYP = MIC2BYP = 1, VMIC2_ = VINA_ = 0V, AVDD, TA = +25NC VIN = 2VP-P, VCM = 0.9V, RL = 10kI, f = 1kHz, INABYP = MIC2BYP = 1 VIN = 2VP-P, VCM = 0.9V, RL = 10kI, f = 1kHz VMIC1_ = [0V, AVDD], VMIC2_/VINA_ = [AVDD, 0V] -1 5 -80 60 +1 30 I dB dB FA 2.15 2.2 0.5 110 92 83 3.9 2.1 50 2.25 4.5 V mV FV dB FVRMS nV/√Hz SYMBOL CONDITIONS MIN TYP MAX UNITS
Noise Voltage
PSRR
8
Stereo Audio Codec with FLEXSOUND Technology
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VPVDD = VDVDD = VDVDDS1 = VDVDDS2 = +1.8V, VSPKLVDD = VSPKRVDD = 3.7V. Speaker loads (ZSPK) connected between SPK_P and SPK_N. Receiver load (RREC) connected between RECP and RECN. Headphone loads (RHP) connected from HPL or HPR to HPGND. Line out loads (RLOAD) connected from LOUTL and LOUTR to ground. RLOAD = RHP = J, RREC = J, ZSPK = J, CREF = 2.2FF, CMICBIAS = CREG = 1FF, CC1N-C1P = 1FF, CHPVDD = CHPVSS = 1FF. AVMICPRE_ = +20dB, AVMICPGA_ = 0dB, AVDACATTN = 0dB, AVDACGAIN = 0dB, AVADCLVL = 0dB, AVADCGAIN = 0dB, AVPGAIN_ = 0dB, AVHP_ = 0dB, AVREC = 0dB, AVSPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. TA = +25NC, unless otherwise noted.) (Note 1) PARAMETER LINE INPUT PREAMP Full-Scale Input VIN AVPGAIN_ = 0dB AVPGAIN_ = -6dB PGAINA/PGAINB = 0x0 PGAINA/PGAINB = 0x1 Level Adjust Gain AVPGAIN_ TA = +25NC (Note 5) PGAINA/PGAINB = 0x2 PGAINA/PGAINB = 0x3 PGAINA/PGAINB = 0x4 PGAINA/PGAINB = 0x5, 0x6, 0x7 AVPGAIN_ = +20dB AVPGAIN_ = +14dB Input Resistance RIN AVPGAIN_ = +3dB AVPGAIN_ = 0dB AVPGAIN_ = -3dB AVPGAIN_ = -6dB Feedback Resistance ADC LEVEL CONTROL ADC Level Adjust Range ADC Level Step Size ADC Gain Adjust Range ADC Gain Adjust Step Size ADC DIGITAL FILTERS VOICE MODE IIR LOWPASS FILTER (MODE1 = 0) Passband Cutoff Passband Ripple Stopband Cutoff Stopband Attenuation (Note 6) fSLP f > fSLP 74 fPLP Ripple limit cutoff -3dB cutoff f < fPLP 0.441 x fs 0.449 x fs -0.1 +0.1 0.47 x fS Hz dB Hz dB AVADCGAIN AVLG/AVRG = 00 to 11 (Note 5) 0 6 AVADCLVL AVL/AVR = 0xF to 0x0 (Note 5) -12 1 18 +3 dB dB dB dB RIN_FB INAEXT/INBEXT = 1 TA = +25NC TA = TMIN to TMAX 18 16 7.5 -4 -7 14.5 19 13 2 1 1.4 20 14 3 0 -3 -6 21 20 20 10 20 20 20 22 24 kI 14 kI -2 -5 28 21 15 4 dB VP-P SYMBOL CONDITIONS MIN TYP MAX UNITS
MAX98088
9
Stereo Audio Codec with FLEXSOUND Technology MAX98088
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VPVDD = VDVDD = VDVDDS1 = VDVDDS2 = +1.8V, VSPKLVDD = VSPKRVDD = 3.7V. Speaker loads (ZSPK) connected between SPK_P and SPK_N. Receiver load (RREC) connected between RECP and RECN. Headphone loads (RHP) connected from HPL or HPR to HPGND. Line out loads (RLOAD) connected from LOUTL and LOUTR to ground. RLOAD = RHP = J, RREC = J, ZSPK = J, CREF = 2.2FF, CMICBIAS = CREG = 1FF, CC1N-C1P = 1FF, CHPVDD = CHPVSS = 1FF. AVMICPRE_ = +20dB, AVMICPGA_ = 0dB, AVDACATTN = 0dB, AVDACGAIN = 0dB, AVADCLVL = 0dB, AVADCGAIN = 0dB, AVPGAIN_ = 0dB, AVHP_ = 0dB, AVREC = 0dB, AVSPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. TA = +25NC, unless otherwise noted.) (Note 1) PARAMETER SYMBOL CONDITIONS AVFLT = 0x1 (Elliptical tuned for fS = 16kHz + 217Hz notch) AVFLT = 0x2 (500Hz Butterworth tuned for fS = 16kHz) Passband Cutoff (-3dB from Peak) fAHPPB AVFLT = 0x3 (Elliptical tuned for fS = 8kHz + 217Hz notch) AVFLT = 0x4 (500Hz Butterworth tuned for fS = 8kHz) AVFLT = 0x5 (fS/240 Butterworth) AVFLT = 0x1 (Elliptical tuned for fS = 16kHz + 217Hz notch) AVFLT = 0x2 (500Hz Butterworth tuned for fS = 16kHz) Stopband Cutoff (-30dB from Peak) fAHPSB AVFLT = 0x3 (Elliptical tuned for fS = 8kHz + 217Hz notch) AVFLT = 0x4 (500Hz Butterworth tuned for fS = 8kHz) AVFLT = 0x5 (fS/240 Butterworth) DC Attenuation DCATTEN AVFLT ≠ 000 Ripple limit cutoff Passband Cutoff Passband Ripple Stopband Cutoff Stopband Attenuation (Note 6) fSLP f < fSLP 60 fPLP -3dB cutoff -6.02dB cutoff f < fPLP 0.43 x fS 0.48 x fS 0.5 x fS -0.1 +0.1 0.58 x fS dB Hz dB Hz 0.0139 x fS 0.0156 x fS 0.0279 x fS 0.0312 x fS 0.0018 x fS 90 dB Hz MIN TYP MAX 0.0161 x fS 0.0319 x fS 0.0321 x fS 0.0632 x fS 0.0043 x fS Hz UNITS VOICE MODE IIR HIGHPASS FILTER (MODE1 = 0)
STEREO AUDIO MODE FIR LOWPASS FILTER (MODE1 = 1, DHF1 = 0, LRCLK < 50kHz)
ADC STEREO AUDIO MODE FIR LOWPASS FILTER (MODE1 = 1, DHF1 = 1, LRCLK > 50kHz) Passband Cutoff Passband Ripple Stopband Cutoff Stopband Attenuation fSLP f < fSLP 60 fPLP Ripple limit cutoff -3dB cutoff f < fPLP 0.208 x fS 0.28 x fS -0.1 +0.1 0.417 x fS Hz dB Hz dB
10
Stereo Audio Codec with FLEXSOUND Technology
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VPVDD = VDVDD = VDVDDS1 = VDVDDS2 = +1.8V, VSPKLVDD = VSPKRVDD = 3.7V. Speaker loads (ZSPK) connected between SPK_P and SPK_N. Receiver load (RREC) connected between RECP and RECN. Headphone loads (RHP) connected from HPL or HPR to HPGND. Line out loads (RLOAD) connected from LOUTL and LOUTR to ground. RLOAD = RHP = J, RREC = J, ZSPK = J, CREF = 2.2FF, CMICBIAS = CREG = 1FF, CC1N-C1P = 1FF, CHPVDD = CHPVSS = 1FF. AVMICPRE_ = +20dB, AVMICPGA_ = 0dB, AVDACATTN = 0dB, AVDACGAIN = 0dB, AVADCLVL = 0dB, AVADCGAIN = 0dB, AVPGAIN_ = 0dB, AVHP_ = 0dB, AVREC = 0dB, AVSPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. TA = +25NC, unless otherwise noted.) (Note 1) PARAMETER Passband Cutoff (-3dB from Peak) DC Attenuation SYMBOL CONDITIONS MIN TYP MAX 0.000125 x fS 90 50 400 2 123 0.078 10 -3 1 (Note 5) ANTH = 0x3 to 0xF, referred to 0dBFS (Note 5) DVST = 0x01 DVST = 0x1F 0 -64 0 -0.5 -60.5 2 1kHz, 0dB input, highpass filter disabled 8kHz 16kHz 2.2 1.1 20 -16 12 +18 UNITS ADC STEREO AUDIO MODE DC BLOCKING HIGHPASS FILTER (MODE1 = 1) fAHPPB DCAtten AVFLT ≠ 000 AVFLT ≠ 000 AGCHLD = 01 AGCHLD = 11 AGCATK = 00 AGCATK = 11 AGCRLS = 000 AGCRLS = 111 AGCTH = 0x0 to 0xF Hz dB
MAX98088
MICROPHONE AUTOMATIC GAIN CONTROL AGC Hold Duration AGC Attack Time AGC Release Time AGC Threshold Level AGC Threshold Step Size AGC Gain ADC NOISE GATE NG Threshold Level NG Attenuation Sidetone Gain Adjust Range Sidetone Gain Adjust Step Size Sidetone Path Phase Delay dB dB ms ms s dB dB dB
ADC-TO-DAC DIGITAL SIDETONE (MODE = 0) AVSTGA dB dB ms
ADC-TO-DAC DIGITAL LOOP-THROUGH PATH Dynamic Range (Note 4) Total Harmonic Distortion + Noise DAC LEVEL CONTROL DAC Attenuation Range DAC Attenuation Step Size DAC Gain Adjust Range DAC Gain Adjust Step Size AVDACGAIN DV1G = 00 to 11 (Note 5) 0 6 AVDACATTN DV1DV2 = 0xF to 0x0 (Note 5) -15 1 18 0 dB dB dB dB DR THD+N fS = 48kHz, MCLK = 12.288MHz, MODE = 1 (FIR audio), MIC to HP output, TA = +25NC f = 1kHz, fS = 48kHz, MCLK = 12.288MHz, MODE = 1 (FIR audio), MIC to HP output 83 93 81 dB dB
11
Stereo Audio Codec with FLEXSOUND Technology MAX98088
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VPVDD = VDVDD = VDVDDS1 = VDVDDS2 = +1.8V, VSPKLVDD = VSPKRVDD = 3.7V. Speaker loads (ZSPK) connected between SPK_P and SPK_N. Receiver load (RREC) connected between RECP and RECN. Headphone loads (RHP) connected from HPL or HPR to HPGND. Line out loads (RLOAD) connected from LOUTL and LOUTR to ground. RLOAD = RHP = J, RREC = J, ZSPK = J, CREF = 2.2FF, CMICBIAS = CREG = 1FF, CC1N-C1P = 1FF, CHPVDD = CHPVSS = 1FF. AVMICPRE_ = +20dB, AVMICPGA_ = 0dB, AVDACATTN = 0dB, AVDACGAIN = 0dB, AVADCLVL = 0dB, AVADCGAIN = 0dB, AVPGAIN_ = 0dB, AVHP_ = 0dB, AVREC = 0dB, AVSPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. TA = +25NC, unless otherwise noted.) (Note 1) PARAMETER DAC DIGITAL FILTERS VOICE MODE IIR LOWPASS FILTER (MODE1 = 0) Passband Cutoff Passband Ripple Stopband Cutoff Stopband Attenuation (Note 6) fSLP f > fSLP 75 fPLP Ripple limit cutoff -3dB cutoff f < fPLP 0.448 x fS 0.451 x fS -0.1 +0.1 0.476 x fS Hz dB Hz dB SYMBOL CONDITIONS MIN TYP MAX UNITS
VOICE MODE IIR HIGHPASS FILTER (MODE1 = 0) DVFLT = 0x1 (Elliptical tuned for fS = 16kHz + 217Hz notch) DVFLT = 0x2 (500Hz Butterworth tuned for fS = 16kHz) Passband Cutoff (-3dB from Peak) fDHPPB DVFLT = 0x3 (Elliptical tuned for fS = 8kHz + 217Hz notch) DVFLT = 0x4 (500Hz Butterworth tuned for fS = 8kHz) DVFLT = 0x5 (fs/240 Butterworth) DVFLT = 0x1 (Elliptical tuned for fS = 16kHz + 217Hz notch) DVFLT = 0x2 (500Hz Butterworth tuned for fS = 16kHz) Stopband Cutoff (-30dB from Peak) fDHPSB DVFLT = 0x3 (Elliptical tuned for fS = 8kHz + 217Hz notch) DVFLT = 0x4 (500Hz Butterworth tuned for fS = 8kHz) DVFLT = 0x5 (fS/240 Butterworth) DC Attenuation DCATTEN DVFLT ≠ 000 Ripple limit cutoff Passband Cutoff Passband Ripple Stopband Cutoff Stopband Attenuation (Note 6) 12 fSLP f > fSLP 60 fPLP -3dB cutoff -6.02dB cutoff f < fPLP 0.43 x fS 0.47 x fS 0.5 x fS -0.1 +0.1 0.58 x fS Hz dB Hz dB 0.0139 x fS 0.0156 x fS 0.0279 x fS 0.0312 x fS 0.0021 x fS 85 dB Hz 0.0161 x fS 0.0312 x fS 0.0321 x fS 0.0625 x fS 0.0042 x fS Hz
STEREO AUDIO MODE FIR LOWPASS FILTER (MODE1 = 1, DHF1/DHF2 = 0, LRCLK < 50kHz)
Stereo Audio Codec with FLEXSOUND Technology
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VPVDD = VDVDD = VDVDDS1 = VDVDDS2 = +1.8V, VSPKLVDD = VSPKRVDD = 3.7V. Speaker loads (ZSPK) connected between SPK_P and SPK_N. Receiver load (RREC) connected between RECP and RECN. Headphone loads (RHP) connected from HPL or HPR to HPGND. Line out loads (RLOAD) connected from LOUTL and LOUTR to ground. RLOAD = RHP = J, RREC = J, ZSPK = J, CREF = 2.2FF, CMICBIAS = CREG = 1FF, CC1N-C1P = 1FF, CHPVDD = CHPVSS = 1FF. AVMICPRE_ = +20dB, AVMICPGA_ = 0dB, AVDACATTN = 0dB, AVDACGAIN = 0dB, AVADCLVL = 0dB, AVADCGAIN = 0dB, AVPGAIN_ = 0dB, AVHP_ = 0dB, AVREC = 0dB, AVSPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. TA = +25NC, unless otherwise noted.) (Note 1) PARAMETER SYMBOL Ripple limit cutoff -3dB cutoff f < fPLP fSLP f < fSLP 60 CONDITIONS MIN 0.24 x fS 0.31 x fS -0.1 +0.1 0.477 x fS TYP MAX UNITS STEREO AUDIO MODE FIR LOWPASS FILTER (MODE1 = 1, DHF1/DHF2 = 1 for LRCLK > 50kHz) Passband Cutoff Passband Ripple Stopband Cutoff Stopband Attenuation (Note 6) Passband Cutoff (-3dB from Peak) DC Attenuation Dual Band Lowpass Corner Frequency Dual Band Highpass Corner Frequency Gain Range Low-Signal Threshold Release Time PARAMETRIC EQUALIZER Number of Bands Per Band Gain Range Preattenuator Gain Range Preattenuator Step Size DAC TO RECEIVER AMPLIFIER PATH Dynamic Range Total Harmonic Distortion + Noise Power-Supply Rejection Ratio DR THD+N fS = 48kHz, f = 1kHz (Note 4) f = 1kHz, POUT = 15mW, RREC = 32I VSPKLVDD = 2.8V to 5.5V PSRR f = 217Hz, VRIPPLE = 100mVP-P f = 1kHz, VRIPPLE = 100mVP-P f = 10kHz, VRIPPLE = 100mVP-P Click-and-Pop Level KCP Peak voltage, A-weighted, 32 samples per second, AVREC = 0dB Into shutdown Out of shutdown 64 96 70 75 -59 -59 -59 68 72 dBV dB 63 dB dB (Note 5) -12 -15 1 5 +12 0 Bands dB dB dB ALCTH = 111 to 001 ALCRLS = 101 ALCRLS = 000 fPLP Hz dB Hz dB
MAX98088
STEREO AUDIO MODE DC BLOCKING HIGHPASS FILTER fDHPPB DVFLT ≠ 000 (DAI1), DCB2 = 1 (DAI2) 90 0.000104 x fS Hz dB
DCATTEN DVFLT ≠ 000 (DAI1), DCB2 = 1 (DAI2)
AUTOMATIC LEVEL CONTROL ALCMB = 1 ALCMB = 1 0 -48 0.25 8 5 5 12 -12 kHz kHz dB dBFS s
13
Stereo Audio Codec with FLEXSOUND Technology MAX98088
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VPVDD = VDVDD = VDVDDS1 = VDVDDS2 = +1.8V, VSPKLVDD = VSPKRVDD = 3.7V. Speaker loads (ZSPK) connected between SPK_P and SPK_N. Receiver load (RREC) connected between RECP and RECN. Headphone loads (RHP) connected from HPL or HPR to HPGND. Line out loads (RLOAD) connected from LOUTL and LOUTR to ground. RLOAD = RHP = J, RREC = J, ZSPK = J, CREF = 2.2FF, CMICBIAS = CREG = 1FF, CC1N-C1P = 1FF, CHPVDD = CHPVSS = 1FF. AVMICPRE_ = +20dB, AVMICPGA_ = 0dB, AVDACATTN = 0dB, AVDACGAIN = 0dB, AVADCLVL = 0dB, AVADCGAIN = 0dB, AVPGAIN_ = 0dB, AVHP_ = 0dB, AVREC = 0dB, AVSPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. TA = +25NC, unless otherwise noted.) (Note 1) PARAMETER Dynamic Range (Note 4) Total Harmonic Distortion + Noise Click-and-Pop Level RECEIVER AMPLIFIER Output Power Full-Scale Output Volume Control (Note 5) AVREC POUT RREC = 32I, f = 1kHz, THD = 1% (Note 7) RECVOL = 0x00 RECVOL = 0x1F +8dB to +6dB +6dB to +0dB Volume Control Step Size 0dB to -14dB -14dB to -38dB -38dB to -62dB Mute Attenuation Capacitive Drive Capability DAC TO LINE OUT AMPLIFIER PATH Dynamic Range (Note 4) Total Harmonic Distortion + Noise Dynamic Range (Note 4) Total Harmonic Distortion + Noise Full-Scale Output Mute Attenuation Output Offset Voltage Capacitive Drive Capability VOS DR THD+N fS = 48kHz, f = 1kHz f = 1kHz, RL = 1kI 83 96 78 72 dB dB f = 1kHz No sustained oscillations RREC = 32I RREC = J 83 1 -62 8 0.5 1 2 3 4 88 500 100 dB pF dB mW VRMS dB SYMBOL DR THD+N KCP Peak voltage, A-weighted, 32 samples per second, AVREC = 0dB Into shutdown Out of shutdown CONDITIONS Referenced to full-scale output level MIN TYP 94 64 -51 -49 MAX UNITS dB dB dBV LINE INPUT TO RECEIVER AMPLIFIER PATH
LINE INPUT TO LINE OUT AMPLIFIER PATH DR THD+N Referenced to full-scale output level f = 1kHz, RL = 10kI AVHP = 0dB, AVOUT = 0 dB (Note 7) f = 1kHz AVHP = -67dB No sustained oscillations, RL = 1kI 92 76 2 85 Q3.0 500 4 dB dB VP-P dB mV pF
14
Stereo Audio Codec with FLEXSOUND Technology
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VPVDD = VDVDD = VDVDDS1 = VDVDDS2 = +1.8V, VSPKLVDD = VSPKRVDD = 3.7V. Speaker loads (ZSPK) connected between SPK_P and SPK_N. Receiver load (RREC) connected between RECP and RECN. Headphone loads (RHP) connected from HPL or HPR to HPGND. Line out loads (RLOAD) connected from LOUTL and LOUTR to ground. RLOAD = RHP = J, RREC = J, ZSPK = J, CREF = 2.2FF, CMICBIAS = CREG = 1FF, CC1N-C1P = 1FF, CHPVDD = CHPVSS = 1FF. AVMICPRE_ = +20dB, AVMICPGA_ = 0dB, AVDACATTN = 0dB, AVDACGAIN = 0dB, AVADCLVL = 0dB, AVADCGAIN = 0dB, AVPGAIN_ = 0dB, AVHP_ = 0dB, AVREC = 0dB, AVSPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. TA = +25NC, unless otherwise noted.) (Note 1) PARAMETER Total Harmonic Distortion + Noise Crosstalk Output Noise Click-and-Pop Level KCP Peak voltage, A-weighted, 32 samples per second, AVSPK_ = 0dB Into shutdown Out of shutdown SYMBOL CONDITIONS MIN TYP MAX UNITS DAC TO SPEAKER AMPLIFIER PATH THD+N f = 1kHz, POUT = 200mW, ZSPK = 8I + 68FH SPKL to SPKR and SPKR to SPKL, POUT = 640mW, f = 1kHz -68 -88 53 65 66 82 71 55 52 1323 914 700 514 2 SPVOLL/SPVOLR = 0x00 SPVOLL/SPVOLR = 0x1F -62 +8 0.5 1 2 3 4 86 Q0.5 Q3 dB mV dB VRMS dB mW dB dB FVRMS dBV
MAX98088
MIC INPUT TO SPEAKER AMPLIFIER PATH Dynamic Range (Note 4) Total Harmonic Distortion + Noise Click-and-Pop Level SPEAKER AMPLIFIER f = 1kHz, THD = 1%, ZSPK = 8I + 68FH (Note 7) AVSPK_ (Note 5) +8dB to +6dB +6dB to +0dB Volume Control Step Size 0dB to -14dB -14dB to -38dB -38dB to -64dB Mute Attenuation Output Offset Voltage VOS f = 1kHz AVSPK_ = -61dB, TA = +25NC VSPKLVDD = VSPKRVDD = 5.0V VSPKLVDD = VSPKRVDD = 4.2V VSPKLVDD = VSPKRVDD = 3.7V VSPKLVDD = VSPKRVDD = 3.2V DR THD+N KCP Referenced to full-scale output level, AVSPK_ = 0dB f = 1kHz, POUT = 200mW, RL = 8I + 68FH Peak voltage, A-weighted, 32 samples per second, AVSPK_ = 0dB Into shutdown Out of shutdown dB dB dBV
Output Power
POUT
Full-Scale Output Volume Control
15
Stereo Audio Codec with FLEXSOUND Technology MAX98088
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VPVDD = VDVDD = VDVDDS1 = VDVDDS2 = +1.8V, VSPKLVDD = VSPKRVDD = 3.7V. Speaker loads (ZSPK) connected between SPK_P and SPK_N. Receiver load (RREC) connected between RECP and RECN. Headphone loads (RHP) connected from HPL or HPR to HPGND. Line out loads (RLOAD) connected from LOUTL and LOUTR to ground. RLOAD = RHP = J, RREC = J, ZSPK = J, CREF = 2.2FF, CMICBIAS = CREG = 1FF, CC1N-C1P = 1FF, CHPVDD = CHPVSS = 1FF. AVMICPRE_ = +20dB, AVMICPGA_ = 0dB, AVDACATTN = 0dB, AVDACGAIN = 0dB, AVADCLVL = 0dB, AVADCGAIN = 0dB, AVPGAIN_ = 0dB, AVHP_ = 0dB, AVREC = 0dB, AVSPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. TA = +25NC, unless otherwise noted.) (Note 1) PARAMETER EXCURSION LIMITER Upper Corner Frequency Range Lower Corner Frequency DHPUCF = 001 to 100 DHPLCF = 01 to 10 DHPUCF = 000 (fixed mode) Biquad Minimum Corner Frequency DHPUCF = 001 DHPUCF = 010 DHPUCF = 011 DHPUCF = 100 Threshold Voltage Release Time POWER LIMITER Attenuation Threshold Time Constant 1 Time Constant 2 Weighting Factor DISTORTION LIMITER Distortion Limit Release Time Constant THDCLP = 0x1 THDCLP = 0xF THDT1 = 000 THDT1 = 111 24kHz) DAI1 ADC Highpass Filter Mode MODE1 0 1 AVFLT1 See Table 15 Select a nonzero value to enable the DC-blocking filter.
0x18 3 DHF1
DAI1 High Sample Rate Mode Selects the sample rate range. 0 = 8kHz P LRCLK P 48kHz 1 = 48kHz P LRCLK P 96kHz DAI1 DAC Highpass Filter Mode MODE1 DVFLT1 See Table 15 Select a nonzero value to enable the DC-blocking filter. 0 1
2 1 DVFLT1 0
3 0x20 0
DHF2
DAI2 High Sample Rate Mode Selects the sample rate range. 0 = 8kHz P LRCLK P 48kHz 1 = 48kHz < LRCLK P 96kHz DAI2 DC Blocking Filter Enables a DC-blocking filter on the DAI2 playback audio path. 0 = Disabled 1 = Enabled
DCB2
86
Stereo Audio Codec with FLEXSOUND Technology
Table 15. Voice Highpass Filters
AVFTL/DVFLT VALUE 000 INTENDED SAMPLE RATE N/A
0 -10 AMPLITUDE (dB) -20 -30 -40 -50 -60 0 200 400 600 800 1000 FREQUENCY (Hz)
MAX98088
FILTER RESPONSE Disabled
001/011
16kHz/8kHz
0 -10
AMPLITUDE (dB)
-20 -30 -40 -50 -60 0 200 400 600 800 1000 FREQUENCY (Hz) 0 -10
010/100
16kHz/8kHz
AMPLITUDE (dB)
-20 -30 -40 -50 LRCLK = 48kHz -60 0 200 400 600 800 1000 FREQUENCY (Hz)
101
8kHz to 48kHz
110/111
N/A
Reserved
87
Stereo Audio Codec with FLEXSOUND Technology MAX98088
The IC playback signal path includes automatic level control (ALC) and a 5-band parametric equalizer (EQ) (Figure 20). The DAI1 and DAI2 playback paths include separate ALCs controlled by a single set of registers. Two completely separate parametric EQs are included for the DAI1 and DAI2 playback paths.
Playback Path Signal Processing
The ALC can optionally be configured in dual-band mode. In this mode, the input signal is filtered into two bands with a 5kHz center frequency. Each band is routed through independent ALCs and then summed together. In multiband mode, both bands use the same parameters.
OUTPUT SIGNAL (dBFS) 0
Automatic Level Control The automatic level control (ALC) circuit ensures maximum signal amplitude without producing audible clipping. This is accomplished by a variable gain stage that works on a sample by sample basis to increase the gain up to 12dB. A look-ahead circuit determines if the next sample exceeds full scale and reduces the gain so that the sample is exactly full scale. A programmable low signal threshold determines the minimum signal amplitude that is amplified. Select a threshold that prevents the amplification of background noise. When the signal level drops below the low signal threshold, the ALC reduces the gain to 0dB until the signal increases above the threshold. Figure 21 shows an example of ALC input vs. output curves.
LOW-LEVEL -12 0 THRESHOLD ALC WITH ALCTH ≠ 000 OUTPUT SIGNAL (dBFS) 0
INPUT SIGNAL (dBFS)
DV1G: 0/6/12/18dB
+
MULTI BAND ALC DVEQ1: 0dB TO -15dB 5-BAND PARAMETRIC EQ EQ1EN EXCURSION LIMITER AUDIO/ FILTERS DCB2 DVEQ2: 0dB TO -15dB
LOW-LEVEL THRESHOLD OUTPUT SIGNAL (dBFS)
MIX MIXDAL DACL DALEN
-12
0
INPUT SIGNAL (dBFS)
5-BAND PARAMETRIC EQ EQ2EN
ALC WITH ALCTH = 000
0
DV2: 0dB TO -15dB
DV1: 0dB TO -15dB
AUDIO/ VOICE FILTERS MODE1 DVFLT MIX MIXDAR DACR DAREN
LOW-LEVEL THRESHOLD
-12
0
INPUT SIGNAL (dBFS)
ALC DISABLED
Figure 20. Playback Path Signal Processing Block Diagram 88
Figure 21. ALC Input vs. Output Examples
Stereo Audio Codec with FLEXSOUND Technology
Table 16. Automatic Level Control Registers
REGISTER BIT 7 NAME ALCEN DESCRIPTION ALC Enable Enables ALC on both the DAI1 and DAI2 playback paths. 0 = Disabled 1 = Enabled ALC and Excursion Limiter Release Time Sets the release time for both the ALC and Excursion Limiter. See the Excursion Limiter section for Excursion Limiter release times. ALC release time is defined as the time required to adjust the gain from 12dB to 0dB. VALUE 000 001 010 011 100 101 110 111 ALC RELEASE TIME (s) 8 4 2 1 0.5 0.25 Reserved Reserved
MAX98088
6
5
ALCRLS
0x43
4
3
ALCMB
Multiband Enable Enables dual-band processing with a 5kHz center frequency. SR1 and SR2 must be configured properly to achieve the correct center frequency for each playback path. 0 = Single-band ALC 1 = Dual-band ALC Low Signal Threshold Selects the minimum signal level to be boosted by the ALC. 000 = -JdB (low-signal threshold disabled) 001 = -12dB 010 = -18dB 011 = -24dB 100 = -30dB 101 = -36dB 110 = -42dB 111 = -48dB
1000 MAXIMUM RECOMMENDED FILTER Q fs = 8kHz 100 fs = 48kHz 10 fs = 96kHz 1
2
1
ALCTH
0
Parametric Equalizer The parametric EQ contains five independent biquad filters with programmable gain, center frequency, and bandwidth. Each biquad filter has a gain range of Q12dB and a center frequency range from 20Hz to 20kHz. Use a filter Q less than that shown in Figure 22 to achieve ideal frequency responses. Setting a higher Q results in nonideal frequency response. The biquad filters are series connected, allowing a total gain of Q60dB.
0.1 100 1000 10,000 100,000 CENTER FREQUENCY (Hz)
Figure 22. Maximum Recommended Filter Q vs. Frequency 89
Stereo Audio Codec with FLEXSOUND Technology MAX98088
Use the attenuator at the EQ’s input to avoid clipping the signal. The attenuator can be programmed for fixed attenuation or dynamic attenuation based on signal level. If the dynamic EQ clip detection is enabled, the signal level from the EQ is fed back to the attenuator circuit to determine the amount of gain reduction necessary to avoid clipping. The MAX98088/MAX98089 EV kit software includes a graphic interface for generating the EQ coefficients. The coefficients are sample rate dependent and stored in registers 0x52 through 0xB5.
Table 17. EQ Registers
REGISTER BIT 4 NAME EQCLP1/ EQCLP2 DESCRIPTION DAI1/DAI2 EQ Clip Detection Automatically controls the EQ attenuator to prevent clipping in the EQ. 0 = Enabled 1 = Disabled DAI1/DAI2 EQ Attenuator Provides attenuation to prevent clipping in the EQ when full-scale signals are boosted. DVEQ1/DVEQ2 operates only when EQ1EN/EQ2EN = 1 and EQCLP1/EQCLP2 = 1. VALUE 2 DVEQ1/DVEQ2 1 0x0 0x1 0x2 0x3 0x4 0x5 0 7 6 5 0x49 1 VS2EN VSEN ZDEN EQ2EN DAI2 EQ Enable 0 = Disabled 1 = Enabled DAI1 EQ Enable 0 = Disabled 1 = Enabled See the Click-and-Pop Reduction section. 0x6 0x7 GAIN (dB) 0 -1 -2 -3 -4 -5 -6 -7 VALUE 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF GAIN (dB) -8 -9 -10 -11 -12 -13 -14 -15
3
0x30/0x32
0
EQ1EN
90
Stereo Audio Codec with FLEXSOUND Technology
The IC includes separate digital level control for the DAI1 and DAI2 playback audio paths. The DAI1 signal path
Playback Level Control
allows boost when MODE1 = 0 and attenuation in any mode. The DAI2 signal path allows attenuation only.
MAX98088
DV1G: 0/6/12/18dB
+
MULTI BAND ALC DVEQ1: 0dB TO -15dB 5-BAND PARAMETRIC EQ EQ1EN EXCURSION LIMITER AUDIO/ FILTERS DCB2 DVEQ2: 0dB TO -15dB
5-BAND PARAMETRIC EQ EQ2EN MIX MIXDAL DACL DALEN
DV2: 0dB TO -15dB
DV1: 0dB TO -15dB
AUDIO/ VOICE FILTERS MODE1 DVFLT MIX MIXDAR DACR DAREN
Figure 23. Playback Level Control Block Diagram
Table 18. DAC Playback Level Control Register
REGISTER BIT 7 NAME DV1M/DV2M DAI1/DAI2 Mute 0 = Disabled 1 = Enabled DAI1 Voice Mode Gain DV1G only applies when MODE1 = 0. 00 = 0dB 01 = 6dB 10 = 12dB 11 = 18dB DAI1/DAI2 Attenuation VALUE 0x0 2 DV1/DV2 1 0x1 0x2 0x3 0x4 0x5 0 0x6 0x7 GAIN (dB) 0 -1 -2 -3 -4 -5 -6 -7 VALUE 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF GAIN (dB) -8 -9 -10 -11 -12 -13 -14 -15 91 DESCRIPTION
5 DV1G 4
0x2F/0x31
3
Stereo Audio Codec with FLEXSOUND Technology MAX98088
The IC’s stereo DAC accepts input from two digital audio paths. The DAC mixer routes any audio path to the left and right DACs (Figure 24).
DAC Input Mixers
DV1G: 0/6/12/18dB
+
MULTI BAND ALC DVEQ1: 0dB TO -15dB 5-BAND PARAMETRIC EQ EQ1EN EXCURSION LIMITER AUDIO/ FILTERS DCB2 DVEQ2: 0dB TO -15dB
5-BAND PARAMETRIC EQ EQ2EN MIX MIXDAL DACL DALEN
DV2: 0dB TO -15dB
DV1: 0dB TO -15dB
AUDIO/ VOICE FILTERS MODE1 DVFLT MIX MIXDAR DACR DAREN
Figure 24. DAC Input Mixer Block Diagram
Table 19. DAC Input Mixer Register
REGISTER BIT 7 6 5 0x22 4 3 2 1 0 MIXDAR MIXDAL NAME Left DAC Input Mixer 1xxx = DAI1 left channel x1xx = DAI1 right channel xx1x = DAI2 left channel xxx1 = DAI2 right channel Right DAC Input Mixer 1xxx = DAI1 left channel x1xx = DAI1 right channel xx1x = DAI2 left channel xxx1 = DAI2 right channel DESCRIPTION
92
Stereo Audio Codec with FLEXSOUND Technology
The IC includes a single differential receiver amplifier. The receiver amplifier is designed to drive a 32I earpiece speaker. In cases where a single transducer is used for the loudspeaker and receiver, use the SPKBYP switch to route the receiver amplifier output to the left speaker outputs. The receiver amplifier can also be configured as stereo singleended line outputs using the I2C interface.
Receiver Amplifier
MAX98088
RECVOLL: +8dB TO -62dB MIX 0dB RECLEN MIXRECL RECVOLR: +8dB TO -62dB MIX LINEMODE MIXRECR 0dB RECREN SPKBYP RECBYP
RECP/ LOUTL/ RXINP
RECN/ LOUTR/ RXINN
SPKLP +6dB SPLEN DACL DALEN SPKLN
DACR DAREN
Figure 25. Receiver Amplifier Block Diagram
93
Stereo Audio Codecs with FLEXSOUND Technology MAX98088/MAX98089
Receiver Output Mixer The IC’s receiver amplifier accepts input from the stereo DAC, the line inputs (single-ended or differential), and the MIC inputs. Configure the mixer to mix any combination of the available sources. When more than one signal is selected, the mixed signal can be configured to attenuate 6dB, 9dB, or 12dB.
Table 20. Receiver Output Mixer Register
REGISTER BIT 7 6 5 0x28 4 3 2 1 0 7 6 5 0x29 4 3 2 1 0 7 LINE_MODE MIXRECR MIXRECL NAME DESCRIPTION Left Receiver Output Mixer 1xxxxxxx = Right DAC x1xxxxxx = MIC1 xx1xxxxx = MIC2 xxx1xxxx = INA2 (INADIFF = 0) or INA2-INA1 (INADIFF = 1) xxxx1xxx = INA1 xxxxx1xx = INB2 (INBDIFF = 0) or INB2-INB1 (INBDIFF = 1) xxxxxx1x = INB1 xxxxxxx1 = Left DAC Right Receiver Output Mixer 1xxxxxxx = Left DAC x1xxxxxx = MIC1 xx1xxxxx = MIC2 xxx1xxxx = INA2 (INADIFF = 0) or INA2-INA1 (INADIFF = 1) xxxx1xxx = INA1 xxxxx1xx = INB2 (INBDIFF = 0) or INB2-INB1 (INBDIFF = 1) xxxxxx1x = INB1 xxxxxxx1 = Right DAC Receiver Output Mode. Configures receive path output mode between BTL and stereo line output. 0 = BTL 1 = Stereo line output Right Receiver Mixer Gain Select 00 = 0dB 01 = -6dB 10 = -9dB 11 = -12dB Left Receiver Mixer Gain Select 00 = 0dB 01 = -6dB 10 = -9dB 11 = -12dB
3 0x2A 2 1 0 0
MIXRECR _GAIN
MIXRECL _GAIN
94
Stereo Audio Codecs with FLEXSOUND Technology
Receiver Output Volume
MAX98088/MAX98089
Table 21. Receiver Output Level Register
REGISTER BIT 7 4 NAME RECLM/ RECRM Receiver Output Mute 0 = Disabled 1 = Enabled Receiver Output Volume Level VALUE 0x00 3 0x01 0x02 0x03 0x04 0x3B/0x3C 2 0x05 RECVOLL/ RECVOLR 0x06 0x07 0x08 1 0x09 0x0A 0x0B 0x0C 0 0x0D 0x0E 0x0F VOLUME (dB) -62 -58 -54 -50 -46 -42 -38 -35 -32 -29 -26 -23 -20 -17 -14 -12 VALUE 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1A 0x1B 0x1C 0x1D 0x1E 0x1F VOLUME (dB) -10 -8 -6 -4 -2 0 +1 +2 +3 +4 +5 +6 +6.5 +7 +7.5 +8 DESCRIPTION
95
Stereo Audio Codec with FLEXSOUND Technology MAX98088
The IC integrates a stereo filterless Class D amplifier that offers much higher efficiency than Class AB without the typical disadvantages. The high efficiency of a Class D amplifier is due to the switching operation of the output stage transistors. In a Class D amplifier, the output transistors act as current steering switches and consume negligible additional power. Any power loss associated with the Class D output stage is mostly due to the I2R loss of the MOSFET on-resistance, and quiescent current overhead.
Speaker Amplifiers
The theoretical best efficiency of a linear amplifier is 78%, however, that efficiency is only exhibited at peak output power. Under normal operating levels (typical music reproduction levels), efficiency falls below 30%, whereas the IC’s Class D amplifier still exhibits 80% efficiency under the same conditions. Traditional Class D amplifiers require the use of external LC filters or shielding to meet EN55022B and FCC electromagnetic-interference (EMI) regulation standards. Maxim’s patented active emissions limiting edge-rate control circuitry reduces EMI emissions.
SPVOLL: +8dB TO -62dB MIX DACL DALEN MIXSPL +6dB SPLEN POWER/ DISTORTION LIMITER
SPKLVDD SPKLP SPKLN SPKLGND SPKRVDD SPKRP
DACR DAREN
MIX SPVOLR: +8dB TO -62dB
+6dB SPREN
SPKRN SPKRGND
MIXSPR
Figure 26. Speaker Amplifier Path Block Diagram
96
Stereo Audio Codec with FLEXSOUND Technology
Speaker Output Mixers The IC's speaker amplifiers accept input from the stereo DAC, the line inputs (single-ended ore differential), and the MIC inputs. Configure the mixer to mix any combination of the available sources. When more than one signal is selected, the mixer can be configured to attenuate the signal by 6dB, 9dB or 12dB.
MAX98088
Table 22. Speaker Output Mixer Register
REGISTER BIT 7 6 5 0x2B 4 3 2 1 0 7 6 5 0x2C 4 3 2 1 0 3 2 0x2D 1 0 MIXSPL _GAIN MIXSPR _GAIN MIXSPR MIXSPL NAME DESCRIPTION Left Speaker Output Mixer 1xxxxxxx = Right DAC x1xxxxxx = MIC1 xx1xxxxx = MIC2 xxx1xxxx = INA2 (INADIFF = 0) or INA2-INA1 (INADIFF = 1) xxxx1xxx = INA1 xxxxx1xx = INB2 (INBDIFF = 0) or INB2-INB1 (INBDIFF = 1) xxxxxx1x = INB1 xxxxxxx1 = Left DAC Right Speaker Output Mixer 1xxxxxxx = Left DAC x1xxxxxx = MIC1 xx1xxxxx = MIC2 xxx1xxxx = INA2 (INADIFF = 0) or INA2-INA1 (INADIFF = 1) xxxx1xxx = INA1 xxxxx1xx = INB2 (INBDIFF = 0) or INB2-INB1 (INBDIFF = 1) xxxxxx1x = INB1 xxxxxxx1 = Right DAC Right Speaker Mixer Gain Select 00 = 0dB 01 = -6dB 10 = -9dB 11 = -12dB Left Speaker Mixer Gain Select 00 = 0dB 01 = -6dB 10 = -9dB 11 = -12dB
97
Stereo Audio Codec with FLEXSOUND Technology MAX98088
Speaker Output Volume
Table 23. Speaker Output Mixer Register
REGISTER BIT 7 NAME SPLM/SPRM DESCRIPTION Left/Right Speaker Output Mute 0 = Disabled 1 = Enabled Left/Right Speaker Output Volume Level 4 VALUE 0x00 0x01 0x02 0x03 0x3D/0x3E 3 SPVOLL/SPVOLR 0x04 0x05 0x06 0x07 0x08 2 0x09 0x0A 0x0B 0x0C 1 0x0D 0x0E 0x0F VOLUME (dB) -62 -58 -54 -50 -46 -42 -38 -35 -32 -29 -26 -23 -20 -17 -14 -12 VALUE 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1A 0x1B 0x1C 0x1D 0x1E 0x1F VOLUME (dB) -10 -8 -6 -4 -2 0 +1 +2 +3 +4 +5 +6 +6.5 +7 +7.5 +8
The IC includes signal processing to improve the sound quality of the speaker output and protect transducers from damage. An excursion limiter dynamically adjusts the highpass corner frequency, while a power limiter and distortion limiter prevent the amplifier from outputting too much distortion or power. The excursion limiter is located in the DSP while the distortion limiter and power limiter control the analog volume control (Figure 28). All three limiters analyze the speaker amplifier’s output signal to determine when to take action. Excursion Limiter The excursion limiter is a dynamic highpass filter that monitors the speaker outputs and increases the highpass corner frequency when the speaker amplifier’s output exceeds a predefined threshold. The filter smoothly
Speaker Amplifier Signal Processing
transitions between the high and low corner frequency to prevent unwanted artifacts. The filter can operate in four different modes: U Fixed-Frequency Preset Mode. The highpass corner frequency is fixed at the upper corner frequency and does not change with signal level. U Fixed-Frequency Programmable Mode. The highpass corner frequency is fixed to that specified by the programmable biquad filter. U Preset Dynamic Mode. The highpass filter automatically slides between a preset upper and lower corner frequency based on output signal level. U User-Programmable Dynamic Mode. The highpass filter slides between a user-programmed biquad filter on the low side to a predefined corner frequency on the high side.
98
Stereo Audio Codec with FLEXSOUND Technology
The transfer function for the user-programmable biquad is: b + b1z -1 + b 2z -2 H(z) = 0 1 + a 1z -1 + a 2z -2 The coefficients b0, b1, b2, a1, and a2 are sample rate dependent and stored in registers 0xB4 through 0xC7. Store b0, b1, and b2 as positive numbers. Store a1 and a2 as negated two’s complement numbers. Separate filters can be stored for the DAI1 and DAI2 playback paths. The MAX98088/MAX98089 EV kit software includes a graphic interface for generating the user-programmable biquad coefficients. Note: Only change the excursion limiter settings when the signal path is disabled to prevent undesired artifacts.
MAX98088
DV1G: 0/6/12/18dB
+
MULTI BAND ALC DVEQ1: 0dB TO -15dB 5-BAND PARAMETRIC EQ EQ1EN EXCURSION LIMITER AUDIO/ FILTERS DCB2 DVEQ2: 0dB TO -15dB MIX SPVOLL: +8dB TO -62dB +6dB SPLEN MIXSPL MIX MIXDAL DACL DALEN SPKRP MIX SPVOLR: MIXSPR +8dB TO -62dB AUDIO/ VOICE FILTERS MODE1 DVFLT MIX MIXDAR DACR DAREN +6dB SPREN SPKRGND SPKRN SPKLGND POWER/ DISTORTION LIMITER SPKRVDD SPKLVDD SPKLP SPKLN
5-BAND PARAMETRIC EQ EQ2EN
DV2: 0dB TO -15dB
DV1: 0dB TO -15dB
Figure 27. Speaker Amplifier Signal Processing Block Diagram
99
Stereo Audio Codec with FLEXSOUND Technology MAX98088
Table 24. Excursion Limiter Registers
REGISTER BIT 6 NAME DESCRIPTION Excursion Limiter Corner Frequency The excursion limiter has limited sliding range and minimum corner frequencies. Listed below are all the valid filter combinations. LOWER CORNER UPPER CORNER MINIMUM BIQUAD DHPUCF DHPLCF FREQUENCY FREQUENCY CORNER FREQUENCY Excursion limiter disabled — 000 00 400Hz — 001 00 600Hz — 010 00 800Hz 1kHz Programmable using biquad 200Hz 400Hz 400Hz 600Hz — — 100Hz — — 011 100 000 001 010 00 00 11 01 10
5
DHPUCF
4
0x41 1
DHPLCF 0
6
0x43
5
ALCRLS
4
3
2 0x42 1 DHPTH
0
400Hz 800Hz — 011 10 Programmable 400Hz 200Hz 001 11 using biquad Programmable 600Hz 300Hz 010 11 using biquad Programmable 800Hz 400Hz 011 11 using biquad Programmable 1kHz 500Hz 100 11 using biquad ALC and Excursion Limiter Release Time Sets the release time for both the ALC and Excursion Limiter. See the Automatic Level Control section for ALC release times. Excursion limiter release time is defined as the time required to slide from the high corner frequency to the low corner frequency. VALUE EXCURSION LIMITER RELEASE TIME (s) 000 4 001 2 010 1 011 0.5 100 0.25 101 0.25 110 Reserved 111 Reserved Excursion Limiter Threshold Measured at the Class D speaker amplifier outputs. Signals above the threshold use the upper corner frequency. Signals below the threshold use the lower corner frequency. VBAT must correctly reflect the voltage of SPKLVDD to achieve accurate thresholds. 000 = 0.34VP 001 = 0.71VP 010 = 1.30VP 011 = 1.77VP 100 = 2.33VP 101 = 3.25VP 110 = 4.25VP 111 = 4.95VP
100
Stereo Audio Codec with FLEXSOUND Technology
Power Limiter The IC's power limiter tracks the RMS power delivered to the loudspeaker and briefly mutes the speaker amplifier output if the speaker is at risk of sustaining permanent damage. Loudspeakers are typically damaged when the voice coil overheats due to extended operation above the rated power. During normal operation, heat generated in the voice coil is transferred to the speaker’s magnet, which transfers heat to the surrounding air. For the voice coil to overheat, both the voice coil and the magnet must overheat. The result is that a loudspeaker can operate above its rated power for a significant time before it heats sufficiently to cause damage. The IC's power limiter includes user-programmable time constants and power thresholds to match a wide range of loudspeakers. Program the power limiter’s threshold to match the loudspeaker’s rated power handling. This can be determined through measurement or the loudspeaker’s specification. Program time constant 1 to match the voice coil’s thermal time constant. Program time constant 2 to match the magnet’s thermal time constant. The time constants can be determined by plotting the voice coil’s resistance vs. time as power is applied to the speaker.
MAX98088
Table 25. Power Limiter Registers
REGISTER BIT NAME DESCRIPTION Power Limiter Threshold If the RMS output power from the speaker amplifiers exceeds this threshold, the output is briefly muted to protect the speaker. The threshold is measured in watts assuming an 8I load. VBAT must correctly reflect the voltage of SPKLVDD/SPKRVDD to achieve accurate thresholds. VALUE 6 PWRTH 0x0 0x1 5 0x2 0x3 0x4 0x44 0x5 4 0x6 0x7 2 THRESHOLD (W) Power limiter disabled 0.05 0.06 0.09 0.11 0.13 0.18 0.22 VALUE 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF THRESHOLD (W) 0.27 0.35 0.48 0.72 1.00 1.43 1.57 1.80
7
Power Limiter Weighting Factor Determines the balance between time constant 1 and 2 to match the dominance of each time constant in the loudspeaker. VALUE 000 T1 (%) 50 62.5 75 87.5 100 12.5 25 37.5 T2 (%) 50 37.5 25 12.5 0 87.5 75 62.5
1
PWRK
001 010 011 100 101 110 111
0
101
Stereo Audio Codec with FLEXSOUND Technology MAX98088
Table 25. Power Limiter Registers (continued)
REGISTER BIT 7 NAME DESCRIPTION Power Limiter Time Constant 2 Select a value that matches the thermal time constant of the loudspeaker’s magnet. VALUE 6 PWRT2 5 0x0 0x1 0x2 0x3 0x4 0x5 4 0x45 3 0x6 0x7 TIME CONSTANT (min) Disabled 0.50 0.67 0.89 1.19 1.58 2.11 2.81 VALUE 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF TIME CONSTANT (min) 3.75 5.00 6.66 8.88 Reserved Reserved Reserved Reserved
Power Limiter Time Constant 1 Select a value that matches the thermal time constant of the loudspeaker’s voice coil. VALUE TIME CONSTANT (s) Disabled 0.50 0.67 0.89 1.19 1.58 2.11 2.81 VALUE 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF TIME CONSTANT (s) 3.75 5.00 6.66 8.88 Reserved Reserved Reserved Reserved
2 PWRT1 1
0x0 0x1 0x2 0x3 0x4 0x5
0
0x6 0x7
Distortion Limiter The IC's distortion limiter ensures that the speaker amplifier’s output does not exceed the programmed THD+N limit. The distortion limiter analyzes the Class D output duty cycle to determine the percentage of the waveform that is clipped. If the distortion exceeds the programmed threshold, the output gain is reduced.
102
Stereo Audio Codec with FLEXSOUND Technology
Table 26. Distortion Limiter Registers
REGISTER BIT 7 6 NAME Distortion Limit Measured in % THD+N. VALUE 0x0 0x1 5 0x46 4 THDCLP 0x2 0x3 0x4 0x5 0x6 0x7 THD+N LIMIT (%) Limiter disabled 600MHz) impedance between 100I and 600I, and rated for at least 1A. The capacitor value varies based on the ferrite bead chosen and the actual speaker lead length. Select a capacitor less than 1nF based on EMI performance. Input Capacitor An input capacitor, CIN, in conjunction with the input impedance of the IC line inputs forms a highpass filter
Table 38. Registers That Are Sensitive to Changes During Operation
REGISTER 0x10 to 0x13, 0x19 to 0x1B 0x14 to 0x17, 0x1C to 0x1F 0x18, 0x20 0x25 to 0x2D 0x52 to 0xC9 DESCRIPTION Clock Control Registers Digital Audio Interface Configuration Digital Passband Filters Analog Mixers Digital Signal Processing Coefficients
SPK_P
MAX98088
SPK_N
Figure 41. Optional Class D Ferrite Bead Filter
118
Stereo Audio Codec with FLEXSOUND Technology
Charge-Pump Flying Capacitor The value of the flying capacitor (connected between C1N and C1P) affects the output resistance of the charge pump. A value that is too small degrades the device’s ability to provide sufficient current drive, which leads to a loss of output voltage. Increasing the value of the flying capacitor reduces the charge-pump output resistance to an extent. Above 1FF, the on-resistance of the internal switches and the ESR of external chargepump capacitors dominate. Charge-Pump Holding Capacitor The holding capacitor (bypassing HPVSS) value and ESR directly affect the ripple at HPVSS. Increasing the capacitor’s value reduces output ripple. Likewise, decreasing the ESR reduces both ripple and output resistance. Lower capacitance values can be used in systems with low maximum output power levels. See the Output Power vs. Load Resistance graph in the Typical Operating Characteristics section for more information Table 39 shows how to connect the IC's pins when unused.
MAX98088
Unused Pins
Table 39. Unused Pins
NAME SPKRP SPKRVDD SPKLVDD SPKLP RECN/RXINN HPVDD C1P HPGND SPKRN SPKRGND SPKLGND SPKLN RECP/RXINP C1N HPL HPVSS SDINS1 LRCLKS1 HPSNS INB2 HPR DVDDS1 SDOUTS1 BCLKS1 JACKSNS CONNECTION Unconnected Always connected Always connect Unconnected Unconnected Unconnected Unconnected AGND Unconnected Always connect Always connect Unconnected Unconnected Unconnected Unconnected Unconnected AGND Unconnected AGND Unconnected Unconnected DVDD Unconnected Unconnected Unconnected NAME INB1 INA2/MICEXTN LRCLKS2 MCLK SDINS2 IRQ MIC1P/DIGMICDATA INA1/MICEXTP DGND BCLKS2 SDA SCL REG REF MIC1N/DIGMICCLK MIC2P SDOUTS2 DVDDS2 DVDD AVDD PVDD AGND MICBIAS MIC2N CONNECTION Unconnected Unconnected Unconnected Always connect AGND Unconnected Unconnected Unconnected Always connect Unconnected Always connect Always connect Always connect Always connect Unconnected Unconnected Unconnected DVDD Always connect Always connect Always connect Always connect Unconnected Unconnected
119
Stereo Audio Codec with FLEXSOUND Technology MAX98088
The IC uses a 63-bump WLP package. Figure 42 provides an example of how to connect to all active bumps using 3 layers of the PCB. To ensure uninterrupted ground returns, use layer 2 as a connecting layer between layer 1 and layer 2 and flood the remaining area with ground.
Recommended PCB Routing
Proper layout and grounding are essential for optimum performance. When designing a PCB for the ICs, partition the circuitry so that the analog sections of the IC are separated from the digital sections. This ensures that the analog audio traces are not routed near digital traces. Use a large continuous ground plane on a dedicated layer of the PCB to minimize loop areas. Connect AGND, DGND, HPGND, SPKLGND, and SPKRGND directly to the ground plane using the shortest trace length possible. Proper grounding improves audio performance, minimizes crosstalk between channels, and prevents any digital noise from coupling into the analog audio signals. Ground the bypass capacitors on MICBIAS, REG, PREG, and REF directly to the ground plane with minimum trace length. Also be sure to minimize the path length to AGND. Bypass AVDD directly to AGND. Connect all digital I/O termination to the ground plane with minimum path length to DGND. Bypass DVDD, DVDDS1, and DVDDS2 directly to DGND. Place the capacitor between C1P and C1N as close as possible to the ICs to minimize trace length from C1P to C1N. Inductance and resistance added between C1P and C1N reduce the output power of the headphone amplifier. Bypass HPVSS with a capacitor located close to HPVSS with a short trace length to HPGND. Close decoupling of HPVSS minimizes supply ripple and maximizes output power from the headphone amplifier.
Supply Bypassing, Layout, and Grounding
LAYER 1
LAYER 2
HPSNS senses ground noise on the headphone jack and adds the same noise to the output audio signal, thereby making the output (headphone output minus ground) noise free. Connect HPSNS to the headphone jack shield to ensure accurate pickup of headphone ground noise. Bypass SPKLVDD and SPKRVDD to SPKLGND and SPKRGND, respectively, with as little trace length as possible. Connect SPKLP, SPKLN, SPKRP, and SPKRN to the stereo speakers using the shortest traces possible. Reducing trace length minimizes radiated EMI. Route SPKLP/SPKLN and SPKRP/SPKRN as differential pairs on the PCB to minimize loop area, thereby the inductance of the circuit. If filter components are used on the speaker outputs, be sure to locate them as close as possible to the IC to ensure maximum effectiveness. Minimize the trace length from any ground-connected passive components to SPKLGND and SPKRGND to further minimize radiated EMI.
LAYER 3
Figure 42. Suggested Routing for the MAX98088
120
Stereo Audio Codec with FLEXSOUND Technology
Route microphone signals from the microphone to the ICs as a differential pair, ensuring that the positive and negative signals follow the same path as closely as possible with equal trace length. When using single-ended microphones or other single-ended audio sources, ground the negative microphone input as close as possible to the audio source and then treat the positive and negative traces as differential pairs. An evaluation kit (EV kit) is available to provide an example layout for the IC. The EV kit allows quick setup of the IC and includes easy-to-use software allowing all internal registers to be controlled. For the latest application details on WLP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note 1891: WaferLevel Packaging (WLP) and Its Applications. Figure 43 shows the dimensions of the WLP balls used on the MAX98088.
MAX98088
0.24mm
WLP Applications Information
0.21mm
Figure 43. WLP Ball Dimensions
121
Stereo Audio Codec with FLEXSOUND Technology MAX98088
Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
PACKAGE TYPE 63 WLP PACKAGE CODE W633A3+1 OUTLINE NO. 21-0462 LAND PATTERN NO. —
122
Stereo Audio Codec with FLEXSOUND Technology
Revision History
REVISION NUMBER 0 REVISION DATE 6/10 Initial release DESCRIPTION PAGES CHANGED —
MAX98088
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
©
123
2010 Maxim Integrated Products
Maxim is a registered trademark of Maxim Integrated Products, Inc.
工商网监
湘ICP备2023018690号
