MX23C1611TC-12

MX23C1611 5 Volt 16-Mbit (2M x 8 / 1M x 16) Mask ROM with Page Mode FEATURES • Bit organization - 2M x 8 (byte mode) - 1M x 16 (word mode) • Fast access time - Random access: 100ns (max.) - Page access: 30ns (max.) • Page Size - 8 double words per page • Current - Operating: 60mA - Standby: 50uA • Supply voltage - 5V±10% • Package - 44 pin SOP (500mil) - 42 pin PDIP (600mil) - 48 pin TSOP (20mm x 12mm) ORDER INFORMATION Part No. Access Page Access Package Time MX23C1611MC-10 100ns MX23C1611MC-12 120ns MX23C1611PC-10 100ns MX23C1611PC-12 120ns MX23C1611TC-10 MX23C1611TC-12 100ns 120ns Time 30ns 50ns 30ns 50ns 30ns 50ns 44 pin SOP 44 pin SOP 42 pin PDIP 42 pin PDIP 48 pin TSOP 48 pin TSOP PIN DESCRIPTION Symbol A0~A19 D0~D14 Pin Function Address Inputs Data Outputs D15 (Word Mode)/ LSB Address (Byte Mode) Chip Enable Input Output Enable Input Word/ Byte Mode Selection Power Supply Pin Ground Pin No Connection PIN CONFIGURATION 44 SOP NC A18 A17 A7 A6 A5 A4 A3 A2 A1 A0 CE VSS OE D0 D8 D1 D9 D2 D10 D3 D11 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 NC A19 A8 A9 A10 A11 A12 A13 A14 A15 A16 BYTE VSS D15/A-1 D7 D14 D6 D13 D5 D12 D4 VCC 42 PDIP A18 A17 A7 A6 A5 A4 A3 A2 A1 A0 CE VSS OE D0 D8 D1 D9 D2 D10 D3 D11 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 A19 A8 A9 A10 A11 A12 A13 A14 A15 A16 BYTE VSS D15/A-1 D7 D14 D6 D13 D5 D12 D4 VCC D15/A-1 CE OE Byte VCC VSS NC MX23C1611 MODE SELECTION CE H L L L P/N:PM0241 OE X H L L Byte X X H L MX23C1611 D31/A-1 X X Output Input D0~D15 High Z High Z D0~D7 D0~D7 D16~D31 High Z High Z D8~D15 High Z Mode Word Byte Power Stand-by Active Active Active REV. 2.3, JUN. 20, 2003 1 MX23C1611 48 TSOP (Normal Type) BYTE A16 A15 A14 A13 A12 A11 A10 A9 A8 A19 VSS NC A18 A17 A7 A6 A5 A4 A3 A2 A1 A0 CE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 VSS VSS D15/A-1 D7 D14 D6 D13 D5 D12 D4 VCC VCC NC D11 D3 D10 D2 D9 D1 D8 D0 OE VSS VSS MX23C1611 (Normal Type) BLOCK DIAGRAM A0/(A-1) A2 A3 A19 CE BYTE OE Address Buffer Memory Array Page Buffer Page Decoder Word/ Byte Output Buffer D0 D15/(D7) Note: Chip Enable active low input activates the chip's control logic, Address buffer and Page buffer. P/N:PM0241 REV. 2.3, JUN. 20, 2003 2 MX23C1611 ABSOLUTE MAXIMUM RATINGS Item Voltage on any Pin Relative to VSS Ambient Operating Temperature Storage Temperature Symbol VIN Topr Tstg Ratings -1.3V to VCC+2.0V (Note) -40° C to 85° C -65° C to 125° C Note: Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may undershoot VSS to -1.3V for periods of up to 20ns. Maximum DC voltage on input or I/O pins is VCC+0.5V. During voltage transitions, input may overshoot VCC to VCC+2.0V for periods of up to 20ns. DC CHARACTERISTICS (Ta = 0° C ~ 70° C, VCC = 5V±10%) Item Output High Voltage Output Low Voltage Input High Voltage Input Low Voltage Input Leakage Current Output Leakage Current Operating Current Standby Current (TTL) Standby Current (cmos) Input Capacitance Output Capacitance Symbol VOH VOL VIH VIL ILI ILO ICC1 ISTB1 ISTB2 CIN COUT MIN. 2.4V 2.2V -0.3V MAX. 0.4V VCC+0.3V 0.2 x VCC 5uA 5uA 60mA 1mA 50uA 10pF 10pF Conditions IOH = -1.0mA IOL = 2.1mA 0V, VCC 0V, VCC tRC = 100ns, all output open CE = VIH CE>VCC-0.2V Ta = 25° C, f = 1MHZ Ta = 25° C, f = 1MHZ AC CHARACTERISTICS (Ta = 0° C ~ 70° C, VCC = 5V±10%) Item Read Cycle Time Address Access Time Chip Enable Access Time Page Mode Access Time Output Enable Time Output Hold After Address Output High Z Delay Symbol tRC tAA tCE tPA tOE tOH tHZ 23C1611-10 MIN. MAX. 100ns 100ns 100ns 30ns 30ns 0ns 20ns 23C1611-12 MIN. MAX. 120ns 120ns 120ns 50ns 50ns 0ns 20ns Note:Output high-impedance delay (tHZ) is measured from OE or CE going high, and this parameter guaranteed by design over the full voltage and temperature operating range - not tested. P/N:PM0241 REV. 2.3, JUN. 20, 2003 3 MX23C1611 AC Test Conditions Input Pulse Levels Input Rise and Fall Times Input Timing Level Output Timing Level Output Load 0.4V~ 2.4V 10ns 1.5V 0.8V and 2.0V See Figure IOH (load)=-1mA DOUT IOL (load)=2.1mA C1000ns changes to tACE--->100ns AC Characteristics: tOH 10ns --> 0ns Typing error correction Modify Package Information 1. Modify standby current:100ns-->50ns 2. Modify page access time:50ns(max.)-->30ns(max) 3. Modify package information 1. Modify 42-PDIP Package Information Page P3 P3 P1 P5~7 P1,3 P1,3 P5~7 P5 Date JUL/20/1998 FEB/01/1999 JAN/18/2000 JUL/18/2001 NOV/21/2002 2.3 JUN/20/2003 P/N:PM0241 REV. 2.3, JUN. 20, 2003 8 MX23C1611 MACRONIX INTERNATIONAL CO., LTD. Headquarters: TEL:+886-3-578-6688 FAX:+886-3-563-2888 Europe Office : TEL:+32-2-456-8020 FAX:+32-2-456-8021 Hong Kong Office : TEL:+86-755-834-335-79 FAX:+86-755-834-380-78 Japan Office : Kawasaki Office : TEL:+81-44-246-9100 FAX:+81-44-246-9105 Osaka Office : TEL:+81-6-4807-5460 FAX:+81-6-4807-5461 Singapore Office : TEL:+65-6346-5505 FAX:+65-6348-8096 Taipei Office : TEL:+886-2-2509-3300 FAX:+886-2-2509-2200 MACRONIX AMERICA, INC. TEL:+1-408-262-8887 FAX:+1-408-262-8810 http : //www.macronix.com MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.