0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
MX9691L

MX9691L

  • 厂商:

    MCNIX(旺宏电子)

  • 封装:

  • 描述:

    MX9691L - SINGLE CHIP SOLID STATE DISK CONTROLLER - Macronix International

  • 数据手册
  • 价格&库存
MX9691L 数据手册
MX9691L SINGLE CHIP SOLID STATE DISK CONTROLLER 1. FEATURE Host Interface • PCMCIA 2.1 and PC Card ATA standard compatible. - Memory mapped or I/O operation. • Compatible with all PC Card Services and Socket Service. • Fast ATA host-to-buffer burst transfer rates up to 20MB/sec. which support PIO mode 4(16.6MB/sec) and DMA mode 2(16.6MB/sec). • Automatic sensing of PCMCIA or True IDE host inter face. • Integrated PCMCIA attribute memory of 256 bytes (CIS) - CIS and Buffer RAM use same SRAM area to simplify internal bus design • PCMCIA card configuration register support. • Polarity control for Host reset signal. • PCMCIA twin card support. • PCMCIA based ATA address decode support. • Emulate the IBM task file for PC/AT. • Separate status for Host reset signal and Host program reset. • Separate Host and Disk interrupt pins. Flash Memory Interface • Support all the control signals to execute read/ write/ erase operation for flash memory. • Flexible Disk Capacity Configuration for series type or linear type flash memory - Upto 32MB(unformatted) capacity for 16 pcs. 16Mbit linear type flash memory. - Upto 1GB(unformatted) capacity for 32 pcs. 256Mbit series type flash memory. • Flash Memory Power Down or write protect control support. • Flash Memory Ready/Busy status detect. • Inverted data bus control to reduce flash memory program/erase operation in DOS FAT and ECC code field. • Optional store firmware in flash memory array w/o external ROM while MXIC's MX29F1610(linear type) used. - Allow code fetch in Shadow ROM during flash memory program or erase. Buffer RAM Manager • Dual port circular Buffer RAM control • 1KB data Buffer RAM. • Automatically correct error data in Buffer RAM. - Single word error correct and double word detect. • Provide logic to speed up Buffer RAM access. • Support 8 bit as well as 16 bit transfer on host bus. DSP core • High performance MX93011 DSP (21Mips) core. • 4KB Internal RAM(direct access). • 2KB Internal expansion RAM(indirect access) for store data or shadow ROM space. • ICE debugging mode supported to ease system verification. • Lower power and automatic power saving operation. - Automatic Standby Mode. (Operating Current < 10mA, VCC=5.5V), wake-up by interrupt signal. - Very Low Operating Current Sleep Mode. (
MX9691L 价格&库存

很抱歉,暂时无法提供与“MX9691L”相匹配的价格&库存,您可以联系我们找货

免费人工找货