24AA32AT-IMNY

24AA32A/24LC32A 32K I2C™ Serial EEPROM Device Selection Table Part Number 24AA32A 24LC32A Note 1: VCC Range 1.7-5.5 2.5-5.5 Max. Clock Frequency 400 kHz(1) 400 kHz Temp. Ranges I I, E Description: The Microchip Technology Inc. 24AA32A/24LC32A (24XX32A*) is a 32 Kbit Electrically Erasable PROM. The device is organized as a single block of 4K x 8-bit memory with a 2-wire serial interface. Low-voltage design permits operation down to 1.7V, with standby and active currents of only 1 A and 1 mA, respectively. It has been developed for advanced, lowpower applications such as personal communications or data acquisition. The 24XX32A also has a page write capability for up to 32 bytes of data. Functional address lines allow up to eight devices on the same bus, for up to 256 Kbits address space. The 24XX32A is available in the standard 8-pin PDIP, surface mount SOIC, SOIJ, TSSOP, DFN, TDFN and MSOP packages. The 24XX32A is also available in the 5-lead SOT-23 and Chip Scale packages. 100 kHz for VCC 4,000V • More than 1 Million Erase/Write Cycles • Data Retention > 200 Years • Factory Programming Available • Packages Include 8-lead PDIP, SOIC, SOIJ, TSSOP, MSOP, DFN, TDFN, 5-lead SOT-23 and Chip Scale • Pb-Free and RoHS Compliant • Temperature Ranges: - Industrial (I): -40°C to +85°C - Automotive (E): -40°C to +125°C Block Diagram A0 A1 A2 WP HV Generator I/O Control Logic Memory Control Logic XDEC EEPROM Array Page Latches I/O SDA Vcc VSS SCL YDEC Sense Amp. R/W Control Package Types PDIP/MSOP/SOIC/SOIJ/TSSOP A0 A1 A2 VSS Note 1 2 3 4 1: 2: 8 7 6 5 VCC WP SCL SDA SDA SCL VSS 1 2 3 4 VCC SOT-23 5 WP A0 1 A1 2 A2 3 VSS 4 DFN/TDFN 8 VCC 7 WP 6 SCL 5 SDA CS (Chip Scale)(2) VCC WP SCL 1 3 4 5 SDA 2 VSS (Top Down View, Balls Not Visible) Pins A0, A1 and A2 are not used by the 24XX32A (no internal connections). Available in I-temp, “AA” only. *24XX32A is used in this document as a generic part number for the 24AA32A/24LC32A devices.  2009 Microchip Technology Inc. DS21713K-page 1 24AA32A/24LC32A 1.0 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings (†) VCC .............................................................................................................................................................................6.5V All inputs and outputs w.r.t. VSS ......................................................................................................... -0.3V to VCC +1.0V Storage temperature ...............................................................................................................................-65°C to +150°C Ambient temperature with power applied ................................................................................................-40°C to +125°C ESD protection on all pins  4 kV † NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. TABLE 1-1: DC CHARACTERISTICS Industrial (I): TA = -40°C to +85°C, VCC = +1.7V to +5.5V Automotive (E): TA = -40°C to +125°C, VCC = +2.5V to +5.5V Min. — DC CHARACTERISTICS Param. Symbol No. D1 D2 D3 D4 — VIH VIL VHYS Characteristic A0, A1, A2, WP, SCL and SDA pins High-level input voltage Low-level input voltage Hysteresis of Schmitt Trigger inputs (SDA, SCL pins) Low-level output voltage Input leakage current Output leakage current Pin capacitance (all inputs/outputs) Typ. — — — — Max. — — 0.3 VCC 0.2 VCC — Units — V V V V — — Conditions 0.7 VCC — 0.05 VCC VCC 2.5V VCC < 2.5V VCC  2.5V (Note 1) D5 D6 D7 D8 D9 D10 D11 VOL ILI ILO CIN, COUT ICC read ICCS — — — — — — — — — — — — 0.1 0.05 0.01 — 0.40 ±1 ±1 10 3 400 1 5 V A A pF mA A A A IOL = 3.0 mA, VCC = 4.5V IOL = 2.1 mA, Vcc = 2.5V VIN = VSS or VCC VOUT = VSS or VCC VCC = 5.0V (Note 1) TA = 25°C, FCLK = 1 MHz VCC = 5.5V, SCL = 400 kHz Industrial Automotive SDA = SCL = VCC = 5.5V A0, A1, A2, WP = VSS ICC write Operating current Standby current Note 1: 2: This parameter is periodically sampled and not 100% tested. Typical measurements taken at room temperature. DS21713K-page 2  2009 Microchip Technology Inc. 24AA32A/24LC32A TABLE 1-2: AC CHARACTERISTICS Industrial (I): Automotive (E): Characteristic Clock Frequency Clock High Time Clock Low Time SDA and SCL Rise Time (Note 1) SDA and SCL Fall Time Start Condition Hold Time Start Condition Setup Time Data Input Hold Time Data Input Setup Time Stop Condition Setup Time WP Setup Time WP Hold Time Output Valid from Clock (Note 2) Bus free time: Time the bus must be free before a new transmission can start Output Fall Time from VIH Minimum to VIL Maximum Input Filter Spike Suppression (SDA and SCL pins) Write Cycle Time (byte or page) Endurance Min. — — 600 4000 1300 4700 — — — 600 4000 600 4700 0 100 250 600 4000 600 4000 1300 4700 — — 1300 4700 20+0.1CB — — — 1M Max. 400 100 — — — — 300 1000 300 — — — — — — — — — — — — — 900 3500 — — 250 250 50 5 — TA = -40°C to +85°C, VCC = +1.7V to +5.5V TA = -40°C to +125°C, VCC = +2.5V to +5.5V Units kHz ns ns ns ns ns ns ns ns ns ns ns ns ns Conditions 2.5V  VCC  5.5V 1.7V  VCC  2.5V (24AA32A) 2.5V  VCC  5.5V 1.7V  VCC  2.5V (24AA32A) 2.5V  VCC  5.5V 1.7V  VCC  2.5V (24AA32A) 2.5V  VCC  5.5V 1.7V  VCC  2.5V (24AA32A) (Note 1) 2.5V  VCC  5.5V 1.7V  VCC  2.5V (24AA32A) 2.5V  VCC  5.5V 1.7V  VCC  2.5V (24AA32A) (Note 2) 2.5V  VCC  5.5V 1.7V  VCC  2.5V (24AA32A) 2.5V  VCC  5.5V 1.7V  VCC  2.5V (24AA32A) 2.5V VCC  5.5V 1.7V VCC < 2.5V (24AA32A) 2.5V VCC  5.5V 1.7V VCC < 2.5V (24AA32A) 2.5V  VCC  5.5V 1.7V  VCC  2.5V (24AA32A) 2.5V  VCC  5.5V 1.7V  VCC  2.5V (24AA32A) 2.5V  VCC  5.5V 1.7V  VCC  2.5V (24AA32A) (Notes 1 and 3) — AC CHARACTERISTICS Param. Symbol No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 FCLK THIGH TLOW TR TF THD:STA TSU:STA THD:DAT TSU:DAT TSU:STO TSU:WP THD:WP TAA TBUF 15 16 17 18 Note 1: 2: 3: 4: TOF TSP TWC — ns ns ms cycles Page mode, 25°C, VCC  5.5V (Note 4) Not 100% tested. CB = total capacitance of one bus line in pF. As a transmitter the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions. The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation. This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained on Microchip’s web site at www.microchip.com.  2009 Microchip Technology Inc. DS21713K-page 3 24AA32A/24LC32A FIGURE 1-1: BUS TIMING DATA 5 4 2 D4 SCL SDA IN 7 6 16 3 8 9 10 13 SDA OUT (protected) (unprotected) 14 WP 11 12 FIGURE 1-2: BUS TIMING START/STOP D4 SCL 7 SDA 6 10 Start Stop DS21713K-page 4  2009 Microchip Technology Inc. 24AA32A/24LC32A 2.0 PIN DESCRIPTIONS The descriptions of the pins are listed in Table 2-1. TABLE 2-1: Name A0 A1 A2 VSS SDA SCL WP VCC PDIP 1 2 3 4 5 6 7 8 PIN FUNCTION TABLE SOIC SOIJ TSSOP 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 DFN 1 2 3 4 5 6 7 8 TDFN 1 2 3 4 5 6 7 8 MSOP 1 2 3 4 5 6 7 8 SOT-23 — — — 2 3 1 5 4 CS — — — 2 5 4 3 1 Description Chip Address Input Chip Address Input Chip Address Input Ground Serial Address/Data I/O Serial Clock Write-Protect Input +1.7V to 5.5V Power Supply 2.1 A0, A1, A2 Chip Address Inputs 2.3 Serial Clock (SCL) The A0, A1 and A2 inputs are used by the 24XX32A for multiple device operation. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the comparison is true. Up to eight devices may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either VCC or VSS. In most applications, the chip address inputs A0, A1 and A2 are hard-wired to logic ‘0’ or logic ‘1’. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic ‘0’ or logic ‘1’ before normal device operation can proceed. Address pins are not available in the SOT-23 and chip scale packages. The SCL input is used to synchronize the data transfer to and from the device. 2.4 Write-Protect (WP) This pin must be connected to either VSS or VCC. If tied to VSS, write operations are enabled. If tied to VCC, write operations are inhibited but read operations are not affected. 2.2 Serial Data (SDA) SDA is a bidirectional pin used to transfer addresses and data into and out of the device. It is an open-drain terminal, therefore, the SDA bus requires a pull-up resistor to VCC (typical 10 k for 100 kHz, 2 k for 400 kHz) For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating Start and Stop conditions.  2009 Microchip Technology Inc. DS21713K-page 5 24AA32A/24LC32A 3.0 FUNCTIONAL DESCRIPTION 4.4 Data Valid (D) The 24XX32A supports a bidirectional, 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, while a device receiving data is defined as a receiver. The bus has to be controlled by a master device which generates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24XX32A works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated. The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal. The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of data bytes transferred between Start and Stop conditions is determined by the master device and is, theoretically, unlimited (although only the last thirty-two bytes will be stored when doing a write operation). When an overwrite does occur, it will replace data in a first-in first-out (FIFO) fashion. 4.0 BUS CHARACTERISTICS The following bus protocol has been defined: • Data transfer may be initiated only when the bus is not busy. • During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition. Accordingly, the following bus conditions have been defined (Figure 4-1). 4.5 Acknowledge Each receiving device, when addressed, is obliged to generate an Acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit. Note: The 24XX32A does not generate any Acknowledge bits if an internal programming cycle is in progress. 4.1 Bus Not Busy (A) Both data and clock lines remain high. 4.2 Start Data Transfer (B) A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition. 4.3 Stop Data Transfer (C) A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must be ended with a Stop condition. The device that acknowledges, has to pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the Acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by not generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XX32A) will leave the data line high to enable the master to generate the Stop condition. FIGURE 4-1: (A) SCL (B) DATA TRANSFER SEQUENCE ON THE SERIAL BUS (D) (D) (C) (A) SDA Start Condition Address or Acknowledge Valid Data Allowed to Change Stop Condition DS21713K-page 6  2009 Microchip Technology Inc. 24AA32A/24LC32A 5.0 DEVICE ADDRESSING A control byte is the first byte received following the Start condition from the master device (Figure 5-1). The control byte consists of a four-bit control code. For the 24XX32A, this is set as ‘1010’ binary for read and write operations. The next three bits of the control byte are the Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24XX32A devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits are in effect the three Most Significant bits of the word address. For the SOT-23 and chip scale packages, the address pins are not available. During device addressing, the A1, A2, and A0 Chip Selects bits (Figure 5-2) should be set to ‘0’. The last bit of the control byte defines the operation to be performed. When set to a ‘1’, a read operation is selected. When set to a zero, a write operation is selected. The next two bytes received define the address of the first data byte (Figure 5-2). Because only A11 to A0 are used, the upper four address bits are “don’t care” bits. The upper address bits are transferred first, followed by the Less Significant bits. Following the Start condition, the 24XX32A monitors the SDA bus checking the device type identifier being transmitted and, upon receiving a ‘1010’ code and appropriate device select bits, the slave device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24XX32A will select a read or write operation. FIGURE 5-1: CONTROL BYTE FORMAT Read/Write Bit Chip Select Bits 0 A2 A1 A0 R/W ACK Control Code S 1 0 1 Slave Address Start Bit Acknowledge Bit 5.1 Contiguous Addressing Across Multiple Devices The Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space for up to 256K bits by adding up to eight 24XX32A devices on the same bus. In this case, software can use A0 of the control byte as address bit A12; A1 as address bit A13; and A2 as address bit A14. It is not possible to sequentially read across device boundaries. The SOT-23 and chip scale packages do not support multiple device addressing on the same bus. FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS Address High Byte Address Low Byte Control Byte 1 0 1 0 A 2 A 1 A 0 R/W x x x x AA 11 10 A 9 A 8 A 7 • • • • • • A 0 Control Code Chip Select Bits x = “don’t care” bit  2009 Microchip Technology Inc. DS21713K-page 7 24AA32A/24LC32A 6.0 6.1 WRITE OPERATIONS Byte Write 6.2 Page Write Following the Start condition from the master, the control code (4 bits), the Chip Select (3 bits), and the R/W bit (which is a logic low) are clocked onto the bus by the master transmitter. This indicates to the addressed slave receiver that the address high byte will follow once it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the high-order byte of the word address and will be written into the Address Pointer of the 24XX32A. The next byte is the Least Significant Address Byte. After receiving another Acknowledge signal from the 24XX32A, the master device will transmit the data word to be written into the addressed memory location. The 24XX32A acknowledges again and the master generates a Stop condition. This initiates the internal write cycle and, during this time, the 24XX32A will not generate Acknowledge signals (Figure 6-1). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur. No data will be written and the device will immediately accept a new command. After a byte Write command, the internal address counter will point to the address location following the one that was just written. The write control byte, word address and the first data byte are transmitted to the 24XX32A in the same way as in a byte write. However, instead of generating a Stop condition, the master transmits up to 31 additional bytes which are temporarily stored in the on-chip page buffer and will be written into memory once the master has transmitted a Stop condition. Upon receipt of each word, the five lower Address Pointer bits are internally incremented by ‘1’. If the master should transmit more than 32 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written, and the device will immediately accept a new command. Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or ‘page size’) and end at addresses that are integer multiples of [page size – 1]. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary. Note: When doing a write of less than 32 bytes the data in the rest of the page is refreshed along with the data bytes being written. This will force the entire page to endure a write cycle, for this reason endurance is specified per page. 6.3 Write Protection The WP pin allows the user to write-protect the entire array (000-FFF) when the pin is tied to VCC. If tied to VSS the write protection is disabled. The WP pin is sampled at the Stop bit for every Write command (Figure 4-1). Toggling the WP pin after the Stop bit will have no effect on the execution of the write cycle. DS21713K-page 8  2009 Microchip Technology Inc. 24AA32A/24LC32A FIGURE 6-1: BYTE WRITE S T A R T Control Byte Address High Byte xxx x A C K A C K A C K A C K Address Low Byte S T O P P Bus Activity Master SDA Line Bus Activity x = “don’t care” bit Data S 1 0 1 0AAA 0 210 FIGURE 6-2: S T A R T PAGE WRITE Control Byte Address High Byte xxxx A C K A C K A C K A C K A C K Address Low Byte S T O P P Bus Activity Master SDA Line Bus Activity Data Byte 0 Data Byte 31 S10 1 0AAA 0 210 x = “don’t care” bit  2009 Microchip Technology Inc. DS21713K-page 9 24AA32A/24LC32A 7.0 ACKNOWLEDGE POLLING FIGURE 7-1: Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the Stop condition for a Write command has been issued from the master, the device initiates the internally-timed write cycle. ACK polling can then be initiated immediately. This involves the master sending a Start condition followed by the control byte for a Write command (R/W = 0). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, the Start bit and control byte must be re-sent. If the cycle is complete, the device will return the ACK and the master can then proceed with the next Read or Write command. See Figure 7-1 for flow diagram of this operation. ACKNOWLEDGE POLLING FLOW Send Write Command Send Stop Condition to Initiate Write Cycle Send Start Send Control Byte with R/W = 0 Did Device Acknowledge (ACK = 0)? Yes Next Operation No DS21713K-page 10  2009 Microchip Technology Inc. 24AA32A/24LC32A 8.0 READ OPERATION 8.3 Sequential Read Read operations are initiated in the same way as write operations, with the exception that the R/W bit of the control byte is set to ‘1’. There are three basic types of read operations: current address read, random read and sequential read. Sequential reads are initiated in the same way as a random read, except that once the 24XX32A transmits the first data byte, the master issues an acknowledge as opposed to the Stop condition used in a random read. This acknowledge directs the 24XX32A to transmit the next sequentially addressed 8-bit word (Figure 8-3). Following the final byte transmitted to the master, the master will NOT generate an acknowledge, but will generate a Stop condition. To provide sequential reads, the 24XX32A contains an internal Address Pointer which is incremented by ‘1’ upon completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. The internal Address Pointer will automatically roll over from address FFF to address 000 if the master acknowledges the byte received from the array address FFF. 8.1 Current Address Read The 24XX32A contains an address counter that maintains the address of the last word accessed, internally incremented by ‘1’. Therefore, if the previous read access was to address ‘n’ (n is any legal address), the next current address read operation would access data from address n + 1. Upon receipt of the control byte with R/W bit set to ‘1’, the 24XX32A issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XX32A discontinues transmission (Figure 8-1). 8.2 Random Read Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is accomplished by sending the word address to the 24XX32A as part of a write operation (R/W bit set to ‘0’). Once the word address is sent, the master generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. The master issues the control byte again, but with the R/W bit set to a ‘1’. The 24XX32A will then issue an acknowledge and transmit the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition which causes the 24XX32A to discontinue transmission (Figure 8-2). After a random Read command, the internal address counter will point to the address location following the one that was just read. FIGURE 8-1: CURRENT ADDRESS READ Bus Activity Master S T A R T S A C K N O A C K Control Byte S T O P P Data (n) SDA Line Bus Activity  2009 Microchip Technology Inc. DS21713K-page 11 24AA32A/24LC32A FIGURE 8-2: Bus Activity Master SDA Line S T A R T RANDOM READ Control Byte Address High Byte Address Low Byte S T A R T A C K Control Byte Data Byte S T O P P A C K N O A C K AA S1010A1 0 0 xxx x 2 A C Bus Activity K x = “don’t care” bit A C K S 1 0 1 0 A A A1 210 FIGURE 8-3: Bus Activity Master SDA Line Bus Activity SEQUENTIAL READ Control Byte Data n Data n + 1 Data n + 2 Data n + x S T O P P A C K A C K A C K A C K N O A C K DS21713K-page 12  2009 Microchip Technology Inc. 24AA32A/24LC32A 9.0 9.1 PACKAGING INFORMATION Package Marking Information 8-Lead PDIP (300 mil) XXXXXXXX T/XXXNNN YYWW Example: 24LC32A I/P e3 13F 0527 8-Lead SOIC (3.90 mm) XXXXXXXT XXXXYYWW NNN Example: 24LC32AI SN e3 0527 13F 8-Lead SOIC (5.28 mm) XXXXXXXX T/XXXXXX YYWWNNN Example: 24LC32A I/SM e3 052713F 8-Lead TSSOP XXXX TYWW NNN Example: 4LA I527 13F 8-Lead 2x3 DFN XXX YWW NN Example: 264 527 13 8-Lead MSOP Example: XXXXXT YWWNNN 4L32AI 52713F  2009 Microchip Technology Inc. DS21713K-page 13 24AA32A/24LC32A 8-Lead 2x3 TDFN XXX YWW NN Example: A64 527 I3 5-Lead SOT-23 Example: XXNN M6NN 5-Lead Chip Scale Example: 67 XW 1st Line Marking Codes Part Number 24AA32A 24LC32A Note: TSSOP 4AA 4LA MSOP I Temp. 4A32AT 4L32AT 261 264 DFN E Temp. — 265 A61 A64 TDFN I Temp. E Temp. — A65 SOT-23 I Temp. B6NN M6NN E Temp. — N6NN T = Temperature grade (I, E). Part number or part number code Temperature (I, E) Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week ‘01’) Alphanumeric traceability code (2 characters for small packages) Pb-free JEDEC designator for Matte Tin (Sn) Legend: XX...X T Y YY WW NNN e3 Note: For very small packages with no room for the Pb-free JEDEC designator e3 , the marking will only appear on the outer carton or reel label. In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Note: Note: Please visit www.microchip.com/Pbfree for the latest information on Pb-free conversion. *Standard OTP marking consists of Microchip part number, year code, week code, and traceability code. DS21713K-page 14  2009 Microchip Technology Inc. 24AA32A/24LC32A /HDG 3ODVWLF 'XDO ,Q/LQH 3 ±  PLO %RG\ >3',3@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWSZZZPLFURFKLSFRPSDFNDJLQJ N NOTE 1 E1 1 2 D 3 E A A2 A1 L c e b1 b 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV 3LWFK 7RS WR 6HDWLQJ 3ODQH 0ROGHG 3DFNDJH 7KLFNQHVV %DVH WR 6HDWLQJ 3ODQH 6KRXOGHU WR 6KRXOGHU :LGWK 0ROGHG 3DFNDJH :LGWK 2YHUDOO /HQJWK 7LS WR 6HDWLQJ 3ODQH /HDG 7KLFNQHVV 8SSHU /HDG :LGWK /RZHU /HDG :LGWK 2YHUDOO 5RZ 6SDFLQJ † 1 H $ $ $ ( ( ' / F E E H% ±          ± 0,1 ,1&+(6 120   %6& ±  ±        ±   ±        0$; eB  1RWHV  3LQ  YLVXDO LQGH[ IHDWXUH PD\ YDU\ EXW PXVW EH ORFDWHG ZLWK WKH KDWFKHG DUHD  † 6LJQLILFDQW &KDUDFWHULVWLF  'LPHQVLRQV ' DQG ( GR QRW LQFOXGH PROG IODVK RU SURWUXVLRQV 0ROG IODVK RU SURWUXVLRQV VKDOO QRW H[FHHG  SHU VLGH  'LPHQVLRQLQJ DQG WROHUDQFLQJ SHU $60( 62,&@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWSZZZPLFURFKLSFRPSDFNDJLQJ D e N E E1 NOTE 1 1 2 3 b h φ c h α A A2 A1 L L1 β 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV 3LWFK 2YHUDOO +HLJKW 0ROGHG 3DFNDJH 7KLFNQHVV 6WDQGRII † 2YHUDOO :LGWK 0ROGHG 3DFNDJH :LGWK 2YHUDOO /HQJWK &KDPIHU RSWLRQDO )RRW /HQJWK )RRWSULQW )RRW $QJOH /HDG 7KLFNQHVV /HDG :LGWK 0ROG 'UDIW $QJOH 7RS 0ROG 'UDIW $QJOH %RWWRP 1 H $ $ $ ( ( ' K / / I F E D E ƒ   ƒ ƒ   ±   0,1 0,//,0(7(56 120   %6& ± ± ±  %6&  %6&  %6& ± ±  5() ± ± ± ± ± ƒ   ƒ    ±  0$; ƒ 1RWHV  3LQ  YLVXDO LQGH[ IHDWXUH PD\ YDU\ EXW PXVW EH ORFDWHG ZLWKLQ WKH KDWFKHG DUHD  † 6LJQLILFDQW &KDUDFWHULVWLF  'LPHQVLRQV ' DQG ( GR QRW LQFOXGH PROG IODVK RU SURWUXVLRQV 0ROG IODVK RU SURWUXVLRQV VKDOO QRW H[FHHG  PP SHU VLGH  'LPHQVLRQLQJ DQG WROHUDQFLQJ SHU $60( 76623@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWSZZZPLFURFKLSFRPSDFNDJLQJ D N E E1 NOTE 1 1 b 2 e c A A2 φ A1 L1 L 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV 3LWFK 2YHUDOO +HLJKW 0ROGHG 3DFNDJH 7KLFNQHVV 6WDQGRII 2YHUDOO :LGWK 0ROGHG 3DFNDJH :LGWK 0ROGHG 3DFNDJH /HQJWK )RRW /HQJWK )RRWSULQW )RRW $QJOH /HDG 7KLFNQHVV 1 H $ $ $ ( ( ' / / I F ƒ     ±   0,1 0,//,0(7(56 120   %6& ±  ±  %6&     5() ± ± ƒ        0$; /HDG :LGWK E  ±  1RWHV  3LQ  YLVXDO LQGH[ IHDWXUH PD\ YDU\ EXW PXVW EH ORFDWHG ZLWKLQ WKH KDWFKHG DUHD  'LPHQVLRQV ' DQG ( GR QRW LQFOXGH PROG IODVK RU SURWUXVLRQV 0ROG IODVK RU SURWUXVLRQV VKDOO QRW H[FHHG  PP SHU VLGH  'LPHQVLRQLQJ DQG WROHUDQFLQJ SHU $60( ')1@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWSZZZPLFURFKLSFRPSDFNDJLQJ e b N L D N K E E2 EXPOSED PAD NOTE 1 1 2 D2 TOP VIEW BOTTOM VIEW 2 1 NOTE 1 A A3 A1 NOTE 2 8QLWV 'LPHQVLRQ /LPLWV 0,1 0,//,0(7(56 120   %6&      5()  %6&  %6&      ± ±   ±     ±   0$; 1XPEHU RI 3LQV 3LWFK 2YHUDOO +HLJKW 6WDQGRII &RQWDFW 7KLFNQHVV 2YHUDOO /HQJWK 2YHUDOO :LGWK ([SRVHG 3DG /HQJWK ([SRVHG 3DG :LGWK &RQWDFW :LGWK &RQWDFW /HQJWK &RQWDFWWR([SRVHG 3DG 1 H $ $ $ ' ( ' ( E / . 1RWHV  3LQ  YLVXDO LQGH[ IHDWXUH PD\ YDU\ EXW PXVW EH ORFDWHG ZLWKLQ WKH KDWFKHG DUHD  3DFNDJH PD\ KDYH RQH RU PRUH H[SRVHG WLH EDUV DW HQGV  3DFNDJH LV VDZ VLQJXODWHG  'LPHQVLRQLQJ DQG WROHUDQFLQJ SHU $60( ')1@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWSZZZPLFURFKLSFRPSDFNDJLQJ DS21713K-page 22  2009 Microchip Technology Inc. 24AA32A/24LC32A /HDG 3ODVWLF 'XDO )ODW 1R /HDG 3DFNDJH 01 ± [[ PP %RG\ >7')1@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWSZZZPLFURFKLSFRPSDFNDJLQJ  2009 Microchip Technology Inc. DS21713K-page 23 24AA32A/24LC32A /HDG 3ODVWLF 'XDO )ODW 1R /HDG 3DFNDJH 01 ± [[ PP %RG\ >7')1@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWSZZZPLFURFKLSFRPSDFNDJLQJ DS21713K-page 24  2009 Microchip Technology Inc. 24AA32A/24LC32A /HDG 3ODVWLF 0LFUR 6PDOO 2XWOLQH 3DFNDJH 06 >0623@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWSZZZPLFURFKLSFRPSDFNDJLQJ D N E E1 NOTE 1 1 2 e b A2 c φ A A1 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV 3LWFK 2YHUDOO +HLJKW 0ROGHG 3DFNDJH 7KLFNQHVV 6WDQGRII 2YHUDOO :LGWK 0ROGHG 3DFNDJH :LGWK 2YHUDOO /HQJWK )RRW /HQJWK )RRWSULQW )RRW $QJOH /HDG 7KLFNQHVV 1 H $ $ $ ( ( ' / / I F L1 0,//,0(7(56 0,1 120   %6& ±   ±  ±  %6&  %6&  %6&  ƒ    5() ± ± ƒ      0$; L /HDG :LGWK E  ±  1RWHV  3LQ  YLVXDO LQGH[ IHDWXUH PD\ YDU\ EXW PXVW EH ORFDWHG ZLWKLQ WKH KDWFKHG DUHD  'LPHQVLRQV ' DQG ( GR QRW LQFOXGH PROG IODVK RU SURWUXVLRQV 0ROG IODVK RU SURWUXVLRQV VKDOO QRW H[FHHG  PP SHU VLGH  'LPHQVLRQLQJ DQG WROHUDQFLQJ SHU $60(