0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
MS6260

MS6260

  • 厂商:

    MOSA

  • 封装:

  • 描述:

    MS6260 - Gain and Attenuation Volume Controller IC One Set of Stereo Input, Low voltage Gain and Att...

  • 数据手册
  • 价格&库存
MS6260 数据手册
MOSA MS6260 Gain And Attenuation Volume Controller IC Gain and Attenuation Volume Controller IC One Set of Stereo Input, Low voltage Gain and Attenuation 15~-79dB, Good PSRR FEATURES ‧Operation range: 2.7V~5.5V ‧Low power consumption ‧Gain/Attenuation: 15dB to –79dB at 1dB/step ‧Good PSRR and low pop noise ‧Housed in 10 pin MSOP package ‧I2C interface APPLICATIONS ‧Multimedia system ‧Hi-Fi audio system ‧MP3, PDA DESCRIPTION The MS6260 is the stereo audio volume controller IC. It uses CMOS technology specially for the low voltage application with low noise, rail-to-rail output. The MS6260 provide an I2C control interface with gain / attenuation range of 15dB to –79dB, 1dB/step. The excellent power supply ripple reject is a good for audio system. The initial condition is set to be maximum attenuation –79dB and mute on mode when power on. PIN CONFIGURATION Symbol A.O. L-IN L-OUT VSS SDA SCL VDD R-OUT R-IN VREF Pin 1 2 3 4 5 6 7 8 9 10 Description Address option * Left channel input Left channel output Ground I2C data input I2C clock input Positive supply voltage Right channel output Right channel input Reference voltage = 1/2VDD A.O. 1 L-IN 2 L-OUT 3 VSS 4 SDA 5 10 VREF 9 R-IN MS6260 8 R-OUT 7 VDD 6 SCL Note: 1. Pin 1 is set to Lo or open , the address code is 88H (10001000B). 2. Pin 1 is set to Hi , the address code is 8CH (10001100B). 3. The VREF connects a capacitor to Vss. REV 1 1 www.mosanalog.com.tw MOSA BLOCK DIAGRAM L-IN 1dB/STEP -1dB/STEP MS6260 Gain And Attenuation Volume Controller IC -10dB/STEP L-OUT Serial Bus Decoder and Latches R-IN 1dB/STEP -1dB/STEP -10dB/STEP REF R-OUT I2C Interface Reference Circuit SDA SCL VREF ORDERING INFORMATION Package 10-Pin MSOP 10-Pin MSOP 10-Pin MSOP (lead free) 10-Pin MSOP (lead free) Part number MS6260MTR MS6260MU MS6260MGTR MS6260MGU Packaging Marking 6260 6260 6260G 6260G Transport Media 3.5k Units Tape and Reel 80 Units Tube 3.5k Units Tape and Reel 80 Units Tube ABSOLUTE MAXIMUM RATINGS Symbol VDD VESD TSTG TA TJ TS RTHJA Supply Voltage Electrostatic Handling Storage Temperature Range Operating Ambient Temperature Range Maximum Junction Temperature Soldering Temperature, 10 seconds Thermal Resistance from Junction to Ambient in Free Air MSOP10 Parameter Rating 6 -4500 to 4500 -65 to 150 -40 to 85 150 260 194 Unit V V ℃ ℃ ℃ ℃ ℃/W OPERATING RATINGS Symbol VDD Supply Voltage Parameter Min 2.7 Typ Max 5.5 Unit V REV 1 2 www.mosanalog.com.tw MOSA 5V ELECTRICAL CHARACTERISTICS MS6260 Gain And Attenuation Volume Controller IC (VDD=5.0V, VSS=0V, Attenuation=0dB, Gain=0dB, f=1kHz, VO=0dBV, VREF Cap=10uF; unless otherwise specified) Symbol Parameter Conditions Min Typ Max Unit DC Characteristics IQ AGA ASTEP EGA EIGA CS PSRR MUTE Rin Rout Vo THD+N S/N VIH VIL Quiescent current Gain/Attenuation Gain/Attenuation step Gain/Attenuation step error Interchannel gin/attenuation error Channel separation Power supply rejection ratio Mute Attenuation Input Impedance Output Impedance Maximum output voltage swing Total harmonic distortion plus noise Signal-to-noise ratio Bus high input level Bus low input level V O= 4 . 5 V p p (THD+N)/S < 0.1% Vripple = -20dBV, 100Hz Vin=0dBV Max gain Max attenuation 95 18 95 0.3VDD 3.8 15 -79 1 0.3 0.3 105 53 85 20 50 4.8 -69 100 4.2 100 -64 0.7VDD mA dB dB dB dB dB dB dB dB kΩ Ω Vpp dB dB V V AC Characteristics Bus Characteristics 3.3V ELECTRICAL CHARACTERISTICS (VDD=3.3V, VSS=0V, Attenuation=0dB, Gain=0dB, f=1kHz, VO=-3dBV, VREF Cap=10uF; unless otherwise specified) Symbol Parameter Conditions Min Typ Max Unit DC Characteristics IQ CS PSRR MUTE Vo THD+N S/N Quiescent current Channel separation Power supply rejection ratio Mute Attenuation Maximum output voltage swing Total harmonic distortion plus noise Signal-to-noise ratio Vripple = -20dBV, 100Hz Vin=-3dBV (THD+N)/S < 0.1% 90 85 3.7 100 52 80 3 -69 90 4.1 -64 mA dB dB dB Vpp dB dB AC Characteristics REV 1 3 www.mosanalog.com.tw MOSA 2.7V ELECTRICAL CHARACTERISTICS MS6260 Gain And Attenuation Volume Controller IC (VDD=2.7V, VSS=0V, Attenuation=0dB, Gain=0dB, f=1kHz, VO=-3dBV, VREF Cap=10uF; unless otherwise specified) Symbol Parameter Conditions Min Typ Max Unit DC Characteristics IQ CS PSRR MUTE Vo THD+N S/N Quiescent current Channel separation Power supply rejection ratio Mute Attenuation Maximum output voltage swing Total harmonic distortion plus noise Signal-to-noise ratio Vripple = -20dBV, 100Hz Vin=-3dBV (THD+N)/S < 0.3% 90 85 3.2 100 50 80 2 -69 90 3.6 -64 mA dB dB dB Vpp dB dB AC Characteristics TYPICAL PERFORMANCE CHARACTERISTICS (Ta=25℃, RL=10kΩ, VREF Cap=10uF; unless otherwise specified) f=20Hz f=20Hz f=20Hz THD+N (%) THD+N (%) f=1kHz f=1kHz f=20kHz f=20kHz THD+N (%) f=1kHz f=20kHz VDD=5V VDD=3.3V VDD=2.7V OUTPUT VOLTAGE (dBV) OUTPUT VOLTAGE (dBV) OUTPUT VOLTAGE (dBV) THD+N vs. output voltage THD+N vs. output voltage THD+N vs. output voltage CHANNEL SEPARATION (dB) VDD=2.7V VO=-3dBV VDD=3.3V VO=-3dBV VDD=5V VO=0dBV VDD=5V VO=0dBV VDD=3.3V VO=-3dBV VDD=2.7V VO=-3dBV FREQUENCY (Hz) FREQUENCY (Hz) QUIESCENT CURRENT (mA) THD+N (%) SUPPLY VOLTAGE (V) THD+N vs. frequency Channel separation vs. frequency Quiescent current vs. supply voltage REV 1 4 www.mosanalog.com.tw MOSA CAP=22uF CAP=22uF MS6260 Gain And Attenuation Volume Controller IC CAP=22uF PSRR (dB) PSRR (dB) CAP=10uF CAP=10uF PSRR (dB) CAP=10uF CAP=2.2uF CAP=2.2uF CAP=2.2uF VDD=5V VRR=-20dBV VDD=3.3V VRR=-20dBV VDD=2.7V VRR=-20dBV FREQUENCY (Hz) FREQUENCY (Hz) FREQUENCY (Hz) PSRR vs. frequency PSRR vs. frequency PSRR vs. frequency I2C BUS DESCRIPTION Start and stop conditions A start condition is activated when the SCL is set to HIGH and SDA shifts from HIGH to LOW state. The stop condition is activated when SCL is set to HIGH and SDA shifts from LOW to HIGH state. Please refer to the timing diagram below. SCL SDA Start Stop SCL : Serial Clock Line, SDA : Serial Data Line Data validity A data on the SDA line is considered valid and stable only when the SCL signal is in HIGH state. The HIGH and LOW states of the SDA line can only change when the SCL signal is LOW. Please refer to the figure below. SDA SCL Data line stable, Data valid Data change allowed Byte format Every byte transmitted to the SDA line consists of 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transmitted first. REV 1 5 www.mosanalog.com.tw MOSA Acknowledge MS6260 Gain And Attenuation Volume Controller IC During the Acknowledge clock pulse, the master (up) put a resistive HIGH level on the SDA line. The peripheral (audio processor) that acknowledges has to pull-down (LOW) the SDA line during the Acknowledge clock pulse so that the SDA line is in a stable LOW state during this clock pulse. Please refer to the diagram below. SCL 1 2 3 7 8 9 SDA MSB Start Acknowledge The audio processor that has been addressed has to generate an Acknowledge after receiving each byte, otherwise, the SDA line will remain at the HIGH level during the ninth (9th) clock pulse. In this case, the master transmitter can generate the STOP information in order to abort the transfer. Timing of SDA and SCL bus lines SDA tf SCL tLOW tr tSU;DAT tf tHD;STA tSP tr tBUF S tHD;STA tHD;DAT tHIGH tSU;STA Sr tSU;STO P S Standard mode Symbol fSCL tHD:STA tLOW tHIGH tSU:STA tHD:DAT tSU:DAT tr tf tSU:STO tBUF Cb VnL VnH Parameter Min 0 4.0 4.7 4.0 4.7 0 250 4.0 4.7 - Max 100 3.45 1000 300 400 - Unit kHz us us us us us ns ns ns us us pF V V SCL clock frequency Hold time (repeated) START condition. After this period, the first clock pulse is generated LOW period of the SCL clock HIGH period of the SCL clock Set-up time for a repeated START condition Data hold time: For I2C-bus devices Data-set-up time Rise time of both SDA and SCL signals Fall time of both SDA and SCL signals Set-up time for STOP condition Bus free time between a STOP and START condition Capacitive load for each bus line Noise margin at the LOW level for each connected device (including 0.1VDD hysteresis) Noise margin at the HIGH level for each connected device (including 0.2VDD hysteresis) REV 1 6 www.mosanalog.com.tw MOSA BUS INTERFACE MS6260 Gain And Attenuation Volume Controller IC Data are transmitted to and from the MCU to the MS6260 via the SDA and SCL. The SDA and SCL make up the BUS interface. It should be noted that pull-up resistors must be connected to the positive supply voltage. VDD Rp Rp Pull up resistors SDA (Serial Data Line) SCL (Serial Clock Line) MCU MS6260 Interface protocol The format consists of the following ‧A START condition ‧A chip address byte including the MS6260 address. (7bits) ‧The 8th bit of the byte must be “0”.(write=0, read=1) ‧The MS6260 must always acknowledge the end of each transmitted byte. ‧A data sequence (N-bytes + Acknowledge) ‧A STOP condition SDA SCL 1-7 8 9 1-7 8 9 1-7 8 9 S START CONDITION ADDRESS R / -W ACK DATA ACK DATA ACK P STOP CONDITION Protocol Address Pin1(A.O.) = Low or Open 1 0 0 0 1 0 0 0 W 1 Pin1(A.O.) = High 0 0 0 1 1 0 0 W 7 bits address MS6260 address 7 bits address MS6260 address REV 1 7 www.mosanalog.com.tw MOSA Data bytes description Function bits MSB 1 1 1 1 1 0 0 1 0 0 0 1 1 1 0 0 0 0 1 1 1 1 1 0 1 1 1 1 1 0 1 0 1 1 1 0 0 1 0 1 0 0 1 1 1 A3 0 A3 0 A3 0 C3 C3 C3 0 1 1 1 A2 B2 A2 B2 A2 B2 C2 C2 C2 0 0 0 1 A1 B1 A1 B1 A1 B1 C1 C1 C1 0 0 0 LSB 1 A0 B0 A0 B0 A0 B0 C0 C0 C0 1 1 0 MS6260 Gain And Attenuation Volume Controller IC Function Function off (-79dB) 2-channel, -1dB/step 2-channel, -10dB/step Left channel, -1dB/step Left channel, -10dB/step Right channel, -1dB/step Right channel, -10dB/step 2-channel, +1dB/step Left channel, +1dB/step Right channel, +1dB/step Power off preparation (pop noise free) 2-channel, mute On 2-channel, mute Off Gain / Attenuation bits A3 C3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 A2 B2 C2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 A1 B1 C1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 A0 B0 C0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 A 0 -1 -2 -3 -4 -5 -6 -7 -8 -9 Gain / Attenuation value (dB) B 0 -10 -20 -30 -40 -50 -60 -70 C 0 +1 +2 +3 +4 +5 +6 +7 +8 +9 +10 +11 +12 +13 +14 +15 1. Where Ax=-1dB/step, Bx=-10dB/step, Cx=+1dB/step 2. The function of power off preparation is to prevent pop noise when power off. 3. The initial condition is set to be maximum attenuation –79dB and mute on mode when power on. REV 1 8 www.mosanalog.com.tw MOSA Example MSB Start 1 0 0 0 1 0 0 LSB 0 ACK 0 1 1 Data byte 1 1 0 0 0 MS6260 Gain And Attenuation Volume Controller IC Mute off The initial condition is –79dB and mute on when power on. The first command must disable the mute function. ACK Stop MS6260 address 2-ch, Mute off Set gain of 2 channel at 0dB Start MS6260 Address ACK 1 1 1 0 0 0 0 0 ACK 1 1 0 1 0 0 0 0 ACK 2-ch, -10dB/step, 0dB 1 1 0 0 0 0 0 0 ACK Stop 2-ch, -1dB/step, 0dB 2-ch, +1dB/step, 0dB Set gain of 2 channel at 6dB The value of attenuation must be set zero when the volume from attenuation to gain. Start MS6260 Address ACK 1 1 1 0 0 0 0 0 ACK 1 1 0 1 0 0 0 0 ACK 2-ch, -10dB/step, 0dB 1 1 0 0 0 1 1 0 ACK Stop 2-ch, -1dB/step, 0dB 2-ch, +1dB/step, 6dB Set gain of 2 channel at -3dB The value of gain must be set zero when the volume from gain to attenuation. Start MS6260 Address ACK 1 1 0 0 0 0 0 0 ACK 1 1 1 0 0 0 0 0 ACK 2-ch, +1dB/step, 0dB 1 1 0 1 0 0 1 1 ACK Stop 2-ch, -10dB/step, 0dB 2-ch, -1dB/step, -3dB Set attenuation of left channel at –33dB Start MS6260 Address ACK 1 0 1 1 0 0 1 1 ACK 1 0 1 0 0 0 1 1 ACK Stop L-ch, -10dB/step, -30dB L-ch, -1dB/step, -3dB REV 1 9 www.mosanalog.com.tw MOSA APPLICATION INFORMATION Basic application example MS6260 Hi : Addr 10001000B Lo: Addr 10001100B 1 VREF 10 VDD 7 10uF MS6260 Gain And Attenuation Volume Controller IC A.O 5 MCU 6 SDA Supply 2.7~5V 0.1uF 47uF SCL VSS 4 10uF 10uF 2 L-IN L-OUT 3 10k Power Amplifier Signal 10uF 9 R-IN R-OUT 8 10uF 10k Basic application flow chart Procedure Of Power On Procedure Of Power Off Power on VDD = 5V Volume Control volume down to -79 dB step by step Initial Conditions function off (-79dB) mute on Enable Mute Function mute on Pop Noise Free wait 1 sec Pop Noise Free power off preparation wait 0.5 sec Disable Mute Function mute off Power off VDD = 0V Volume Control volume up/down step by step 1. The initial condition is –79dB and mute on when power up. 2. In order to prevent pop noise when power on, please wait 1 sec to transmit I2C command. REV 1 10 www.mosanalog.com.tw MOSA EXTERNAL DIMENSIONS MSOP10 package MS6260 Gain And Attenuation Volume Controller IC Symbol A A1 A2 B C D H E e L H E Dimension in mm Dimension in inch Min Max Min Max 0.81 1.12 0.032 0.044 0.05 0.15 0.002 0.006 0.76 0.97 0.030 0.038 0.15 0.20 0.006 0.012 0.13 0.23 0.005 0.009 2.90 3.10 0.114 0.122 4.70 5.10 0.185 0.201 2.90 3.10 0.114 0.122 0.50 0.0197 0.40 0.66 0.016 0.026 D A A2 e B L A1 C TAPE AND REEL (Unit : mm) 2.0 0.30 0.05 4.0 1.75 0.3R MAX 5.5 0.05 12.0 0.3 5.4 0.05 1.5+0.1/-0.0 DIA 3.0 3.6 6.9 8.0 1.5 MIN 0.5 Radius Typical 2.0 1.7 REV 1 11 www.mosanalog.com.tw
MS6260 价格&库存

很抱歉,暂时无法提供与“MS6260”相匹配的价格&库存,您可以联系我们找货

免费人工找货