MP2040
Fast Transient Response, 3A Dual Supply
Very Low Dropout Linear Regulator
DESCRIPTION
FEATURES
The MP2040 is a very low dropout, dual supply
linear regulator. The use of two supplies allows
the BIAS to control an NMOS device. The
NMOS device supplies power to the load via
the IN. In this way the input supply can be just
above the desired output, yet still provide very
good regulation performance due to the higher
bias supply. The BIAS operates from a 3.3V to
5.5V input and regulates the output voltage to
as low as 0.9V, and as high as 3.3V.
The MP2040 can supply up to 3A of load
current with a typical dropout voltage of 150mV.
The BIAS runs the internal reference and drive
circuitry, while the output current comes directly
from the IN for high efficiency regulation.
Other features of MP2040 include thermal
overload and current limit protection, power
good indicator, stability with ultra low ESR
ceramic capacitors as low as 1uF, and fast
transient response. The MP2040 is available in
10-pin QFN (3mm x 3mm), and in QFN (5mm x
5mm) packages.
Wide 1.1V to 5V Input Voltage Range
Stable with Very Small Ceramic Capacitors
150mV Dropout at 3A Output
2% Accurate Output Voltage
Adjustable Output Range of 0.9V to 3.3V
Low Noise: 80µVRMS (10Hz to 100kHz)
Very fast transient response
PSRR
o 40dB at 100kHz
Better Than 0.001%/mA Load Regulation
Stable With Low-ESR Output Capacitors
Internal Thermal Protection
Current Limit Protection
0.1µA Typical Quiescent Current at
Shutdown
Power Good Indicator
APPLICATIONS
Industrial Process & Control Equipment
Telecom Equipment
PAID Storage
DSP/ASIC/μC Post Regulation for Switching
Power Supplies
All MPS parts are lead-free and adhere to the RoHS directive. For MPS green
status, please visit MPS website under Quality Assurance. “MPS” and “The
Future of Analog IC Technology” are Registered Trademarks of Monolithic
Power Systems, Inc.
TYPICAL APPLICATION
MP2040 Rev.1.01
12/15/2016
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
1
P2040 –FAST TRANSIENT RESPONSE, 3A VERY LOW DROPOUT LINEAR REGULATOR
ORDERING INFORMATION
Part Number
Package
Top Marking
Free Air Temperature (TA)
MP2040DQ*
3x3 QFN10
8H
-40C to +85C
MP2040DU**
5x5 QFN32
MP2040DU
-40C to +85C
* For Tape & Reel, add suffix –Z (e.g. MP2040DQ–Z).
For RoHS compliant packaging, add suffix –LF (e.g. MP2040DQ–LF–Z)
** For Tape & Reel, add suffix –Z (e.g. MP2040DU–Z).
For RoHS compliant packaging, add suffix –LF (e.g. MP2040DU–LF–Z)
PACKAGE REFERENCE
3x3 QFN10
ABSOLUTE MAXIMUM RATINGS (1)
VBIAS, VIN to GND ........................... -0.3V to +6V
FB, EN, to GND ............................... -0.3V to 6V
VOUT ...............................-0.3V to VIN + 0.3 or 6V
PGOOD ...................... -0.3V to VBIAS + 0.3 or 6V
BYPASS ...................... -0.3V to VBIAS +0.3 or 6V
Continuous Power Dissipation (TA = +25°C) (2)
QFN10 3X3................................................2.5W
QFN32 5X5.............................................. 3.47W
Junction Temperature .............................. 150C
Lead Temperature ................................... 260C
Storage Temperature .............. -65°C to +150C
Recommended Operating Conditions (3)
Input Voltage VIN ............................ 1.1V to 5.5V
Input Voltage VBIAS ......................... 3.3V to 5.5V
Output Voltage ............................... 0.9V to 3.3V
Load Current.............................. 3.0A Maximum
Operating Junct. Temp (TJ) ...... -40C to +125C
MP2040 Rev.1.01
12/15/2016
5x5 QFN32
Thermal Resistance (4)
θJA
θJC
QFN10 3X3…......................... 50……12 C/W
QFN32 5X5…......................... 36….…8 C/W
Notes:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the
maximum junction temperature TJ (MAX), the junction-toambient thermal resistance θJA, and the ambient temperature
TA. The maximum allowable continuous power dissipation at
any ambient temperature is calculated by PD (MAX) = (TJ
(MAX)-TA)/θJA. Exceeding the maximum allowable power
dissipation will cause excessive die temperature, and the
regulator will go into thermal shutdown. Internal thermal
shutdown circuitry protects the device from permanent
damage.
3) The device is not guaranteed to function outside of its
operating conditions.
4) Measured on JESD51-7, 4-layer PCB.
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
2
P2040 –FAST TRANSIENT RESPONSE, 3A VERY LOW DROPOUT LINEAR REGULATOR
ELECTRICAL CHARACTERISTICS
VIN = 1.5V, VBIAS = 3.6V, VOUT = 1.2V, COUT = 1µF, CIN = 0.1µF, TA = +25C, unless otherwise noted.
Parameter
VIN Operating Voltage
VBIAS Operating Voltage
VBIAS Operating Current
FB Regulation Voltage
Symbol Condition
IOUT = 2A
-40C TA +85C
IOUT = 3A, VBIAS = 3.6V
IOUT = 1mA,
VIN = 1.5 to 5V
VBIAS = 5V VOUT = 1.2V
IOUT = 1mA,
VBIAS = 3.6V to 5.5V VOUT = 1.2V
VIN = 1.5V
IOUT = 1mA to 1A
VIN > VOUT + 0.5V, COUT = 4.7μF,
VIN(AC) = 100mV, f = 100kHz
VB=5V
Dropout Voltage
VIN Line Regulation
Min
1.1
3.3
0.5
0.495
Typ
3.5
0.51
0.51
150
Max
5.5
5.5
0.52
0.525
Units
V
V
mA
V
mV
1
mV
2
mV
0.001
%/mA
40
dB
Power Good Threshold
440
mV
Power Good Delay
80
μs
Current Limit (5)
3.6
A
VBIAS Line Regulation
Load Regulation
PSRR (VIN)
Soft Start
BYPASS=open
280
μs
Power Good Voltage
Isink=230μA
0.39
V
EN Input High Voltage
EN Input Low Voltage
1.5
EN Input Bias Current
VEN = 1.2V
–1
0.8
V
V
+1
μA
Thermal Protection
135
C
Thermal Protection Hysteresis
15
C
Notes:
5) Guaranteed by Designer.
MP2040 Rev.1.01
12/15/2016
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
3
P2040 –FAST TRANSIENT RESPONSE, 3A VERY LOW DROPOUT LINEAR REGULATOR
PIN FUNCTIONS
QFN3X3 10pins
Pin #
Name
Description
9, 10
VOUT
Regulator Output. OUT is the output of the linear regulator, By pass OUT to GND with a
4.7µF or greater capacitor.
3
BIAS
Bias Voltage. Bypass to ground with a 1µF or greater capacitor, VB>=VIN.
8
FB
Feedback Input. Connect a resistive voltage divider from OUT to FB to set the output
voltage. OUT feedback threshold is 0.51V.
7
EN
Enable Input. Drive EN high to turn on the MP2040, drive EN low to turn it off. For
automatic startup, connect EN to IN.
5
GND
Ground, exposed pad.
1, 2
VIN
Power Source Input. IN supplies power to the load at the output (through the power
transistor). Bypass IN to GND with a 1µF or greater capacitor.
4
PGOOD Open drain output. High indicated VOUT> 90% final value.
6
BYPASS Connect a 1nF to this pin. Do not load this pin resistively.
QFN5x5 32pins
Pin #
20, 21,22,
23
6
19
18
8
2, 3, 4, 5
7
17
1, 9, 10,
11, 12,
13, 14,
15, 16,
24, 25,
26, 27,
28, 29,
30, 31, 32
Name
Description
Regulator Output. OUT is the output of the linear regulator, By pass OUT to GND with a
4.7µF or greater capacitor.
BIAS
Bias Voltage. Bypass to ground with a 1µF or greater capacitor, VB>=VIN.
Feedback Input. Connect a resistive voltage divider from OUT to FB to set the output
FB
voltage. OUT feedback threshold is 0.51V.
Enable Input. Drive EN high to turn on the MP2040, drive EN low to turn it off. For
EN
automatic startup, connect EN to IN.
GND
Ground, exposed pad.
Power Source Input. IN supplies power to the load at the output (through the power
VIN
transistor). Bypass IN to GND with a 1µF or greater capacitor.
PGOOD Open drain output. High indicated VOUT> 90% final value.
BYPASS Connect a 1nF to this pin. Do not load this pin resistively.
VOUT
MP2040 Rev.1.01
12/15/2016
NC
These are no connection pins.
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
4
P2040 –FAST TRANSIENT RESPONSE, 3A VERY LOW DROPOUT LINEAR REGULATOR
TYPICAL PERFORMANCE CHARACTERISTICS
C1=22µF, C2=0.1µF, C3=1.0µF, C4=4.7µF, C6=22nF, VB=5V, TA=25ºC, unless otherwise noted
.
MP2040 Rev.1.01
12/15/2016
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
5
P2040 –FAST TRANSIENT RESPONSE, 3A VERY LOW DROPOUT LINEAR REGULATOR
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
C1=22µF, C2=0.1µF, C3=1.0µF, C4=4.7µF, C6=22nF, VB=5V, TA=25ºC, unless otherwise noted
MP2040 Rev.1.01
12/15/2016
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
6
P2040 –FAST TRANSIENT RESPONSE, 3A VERY LOW DROPOUT LINEAR REGULATOR
TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)
C1=22µF, C2=0.1µF, C3=1.0µF, C4=4.7µF, C6=22nF, VB=5V, TA=25ºC, unless otherwise noted
MP2040 Rev.1.01
12/15/2016
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
7
P2040 –FAST TRANSIENT RESPONSE, 3A VERY LOW DROPOUT LINEAR REGULATOR
BLOCK DIAGRAM
Figure 1—Block Diagram of Low Dropout Regulator
OPERATION
MP2040 Theory of Operation
The MP2040 linear dropout regulator provides
adjustable output voltages from 0.9V to 3.3V at
currents up to 3A. This LDO is protected against
short circuits, and it has thermal shut down
protection with 15oC hystheresis.
Utilizing Two Power Supplies
In order to maximize the efficiency MP2040 uses
two power supplies. One power supply is
connected to the BIAS pin and it is used to power
up the internal circuitries including band gap
reference and the rest of control circuitries. The
other power supply is connected to the VIN pins
which are the drain of pass device. This power
supply can be set close to output voltage of LDO.
The output pins are the source of the pass device.
The smaller voltage drop across the pass device
translates to the smaller power loss in pass
device. Thus, the part operates with higher
efficiency.
MP2040 Rev.1.01
12/15/2016
Internal Current Limit
The MP2040 has an internal current limit set at
almost 3.8A. Internal current limit is very well
controlled over process variations and ambient
temperature.
Enable
The enable (EN) pin is active high. The enable
pin has a built-in hystheresis. If this pin is held
below 0.8V then part shuts down and draws less
than 1uA from VBIAS supply.
If not used then connect this pin to VBIAS.
Under Voltage Lockout
The Bias voltage is monitored by a circuit that
prevents the LDO start up when the bias voltage
is below 2.35V. This circuitry has an approximate
hystheresis of 90mV.
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
8
P2040 –FAST TRANSIENT RESPONSE, 3A VERY LOW DROPOUT LINEAR REGULATOR
Soft Start
MP2040 incorporates internal soft start function.
This internal function reduces the start up current
surge into the output capacitor. This allows the
gradual built up of output voltage to its final set
value. The internal soft start cap is held to ground
if there is a fault condition. The fault conditions
are UVLO, Thermal shut down, and disable. The
internal soft start time is almost 280µ
Power Good
The Power Good pin is an open drain output and
can be connected to Bias voltage via a pull up
resistor. Open drain transistor turns off and PG
pin voltage value becomes VBIAS when VFB
exceeds 450mV. Also PG pin can sink at least
230μA while being low.
Setting the Output Voltage
The MP2040 has an adjustable output voltage,
set by using a resistive voltage divider from the
output voltage to FB pin. The voltage divider
divides the output voltage down to the feedback
voltage by the ratio:
VFB = VOUT x R2/ (R1+R2)
Power Dissipation
Most of the power dissipation is due to power
dissipation in PASS device. For example,
assume VBIAS=5.0V, VIN=2.0V, VOUT=1.8V, and
IOUT=3A:
PD (PASS) = (VIN-VOUT) x IOUT
PD (PASS) = (2.0V-1.8V) x 3A=0.6W
PBIAS = VBIAS x IGND= 5V x (220µA) = 1.25mW.
This is negligible compared to PD (PASS) =0.6W
For QFN 3X3 JA is 50oC/W.
0.6W power is dissipated when 3A output current
goes through PASS device with VIN=2.0V, and
VOUT=1.8V.
This gives a rise in die temperature for 0.6 x
50oC/W=30oCThis is a safe operating point
assuming a junction temperature of 135oC at an
85oC ambient temperature.
A heat sink needs to be utilized for a better
temperature performance.
Where VFB is the feedback threshold voltage
(VFB=0.5V), and VOUT is the output voltage. R1
connects between VOUT and VFB, and R2 connects
between VFB and ground.
Thus the output voltage is:
VOUT = 0.5 x (R1+R2)/R2
R2 can be as high as 100k, but a typical value
is 10k. Using that value, R1 is determined by:
R1=R2 x (VOUT-VFB)/VFB
For example, for a 1.8V output voltage, R2 is
10k, and R1 is 26k. You can select 26k (1%)
resistor for R1.
MP2040 Rev.1.01
12/15/2016
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
9
P2040 –FAST TRANSIENT RESPONSE, 3A VERY LOW DROPOUT LINEAR REGULATOR
APPLICATION INFORMATION
PG
The power good pin is an open drain output a
pull up resistor (100kΩ recommended). The pull
up resistor can be tied to a supply within the
voltage range of the pin (0 to 5.5V). For example,
the pull up resistor can be tied to the input
voltage that is monitored by an IC powered from
this input voltage. If the output voltage is 10%
below its regulation point, the PG pin becomes
low.
Bypass Capacitors
For lower noise, the reference voltage can be
bypassed by an external capacitor. A low ESR
capacitor, such as the ceramic type, will provide
the best performance.
It also can function as an external soft start, the
soft start time;
Tss=1000 x CBP
MP2040 Rev.1.01
12/15/2016
Performance Transient Response
For a 3A transient response, suggests increasing
the input capacitance should be increased to
22µF or higher to get better performance. This
will also avoid glitches on the PG pin due to
excessive undershoot. Also increase the input
voltage 0.4V above the VOUT, to improve the load
transient response.
Maximum Output Voltage and Load Current
If the VOUT is set to 3.3V then the maximum
output current will be decreased to 2.5A. The
maximum bias voltage limits the VOUT. VOUT must
be at least 2.5V less than VB;
VOUT=VB -2.5V
Bias Input Voltage
The bias input is designed for low drop
application. The bias pin must be at least 3.3V,
and at least 2.5V higher than the output voltage.
If the VIN supply voltage meets these
requirements, the bias pin can be tied to VIN.
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
10
P2040 –FAST TRANSIENT RESPONSE, 3A VERY LOW DROPOUT LINEAR REGULATOR
PACKAGE INFORMATION
QFN10 (3mm x 3mm)
MP2040 Rev.1.01
12/15/2016
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
11
P2040 –FAST TRANSIENT RESPONSE, 3A VERY LOW DROPOUT LINEAR REGULATOR
QFN32 (5mm x 5mm)
NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications.
Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS
products into any application. MPS will not assume any legal responsibility for any said applications.
MP2040 Rev.1.01
12/15/2016
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
12
工商网监
湘ICP备2023018690号
