MP4034
Offline LED Driver
The Future of Analog IC Technology
DESCRIPTION
FEATURES
The MP4034 is an offline regulator that
provides accurate constant-current regulation.
The LED driver circuit design is simplified by
removing the opto-coupler and the secondary
feedback components.
•
The MP4034 has an integrated 700V MOSFET.
Its variable off-time control allows a flyback
converter to operate in discontinuous
conduction mode (DCM). The MP4034 also
features complete protection functions such as
VCC under-voltage lockout, over-voltage
protection, over-temperature protection, and
open-loop protection.
•
•
•
•
•
•
•
The MP4034's variable switching frequency
provides natural spectrum shaping to smooth
the EMI signature, which can reduce the EMI
filter’s size and cost.
•
•
•
•
Primary-Side–Control without Opto-coupler
or Secondary Feedback Circuit
Precise Constant Current Regulation
Integrated 700V MOSFET with Minimal
External Components
Variable Off-Time and Peak-Current Control
550µA High-Voltage Current Source
Up to 7W Output Power
Over-Voltage Protection
Over-Temperature Protection
Open-Loop Protection
Natural Spectrum Shaping for Improved
EMI Signature
Low Cost and Simple External circuit
SOIC8-7A Package
APPLICATIONS
•
Offline LED Driver
All MPS parts are lead-free and adhere to the RoHS directive. For MPS green
status, please visit MPS website under Products, Quality Assurance page.
“MPS” and “The Future of Analog IC Technology”, are Registered Trademarks
of Monolithic Power Systems, Inc.
TYPICAL APPLICATION
MP4034 Rev. 1.03
1/23/2014
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
1
MP4034 – OFFLINE LED DRIVER
ORDERING INFORMATION
Part Number*
MP4034GS
Package
SOIC8-7A
Top Marking
MP4034
* For Tape & Reel, add suffix –Z (e.g. MP4034GS–Z);
PACKAGE REFERENCE
TOP VIEW
1
8
2
3
6
4
5
SOIC8-7A
ABSOLUTE MAXIMUM RATINGS (1)
Thermal Resistance
Drain to GND ............................... -0.7V to 700V
VCC to GND .................................. -0.3V to 30V
FB Input......................................... -0.7V to 10V
(2)
Continuous Power Dissipation (TA = +25°C)
SOIC8-7A…………………………………...1.3W
Junction Temperature.............................. 150°C
Lead Temperature ................................... 260°C
Storage Temperature............... -60°C to +150°C
ESD Capability Human Body Mode ..........2.0kV
ESD Capability Machine Mode ..................200V
SOIC8-7A .............................. 76 ...... 45... °C/W
Recommended Operating Conditions
(3)
Operating VCC range ..................... 6.6V to 28V
Operating Junction Temp. (TJ). -40°C to +125°C
MP4034 Rev. 1.03
1/23/2014
(4)
θJA
θJC
Notes:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the
maximum junction temperature TJ (MAX), the junction-toambient thermal resistance θJA, and the ambient temperature
TA. The maximum allowable continuous power dissipation at
any ambient temperature is calculated by PD (MAX) = (TJ
(MAX)-TA)/θJA. Exceeding the maximum allowable power
dissipation will cause excessive die temperature, and the
regulator will go into thermal shutdown. Internal thermal
shutdown circuitry protects the device from permanent
damage.
3) The device is not guaranteed to function outside of its
operating conditions.
4) Measured on JESD51-7, 4-layer PCB.
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
2
MP4034 – OFFLINE LED DRIVER
ELECTRICAL CHARACTERISTICS
VCC = 15V, TA = 25°C, unless otherwise noted.
Parameter
Symbol Condition
Min
Typ
Max
Units
16.8
6
6.6
17.3
6.3
17.8
6.6
28
410
1
V
V
V
μA
μA
µA
550
1
10
750
10
13
V
µA
µA
Ω
365
230
380
300
395
370
mA
ns
80
-0.22
3.93
0.2
120
-0.15
4
0.5
160
-0.08
4.07
μA
mV
V
V
6.2
6.35
6.5
V
Supply Voltage Management (VCC Pin)
VCC ON threshold
VCC OFF threshold
VCC operating voltage
Quiescent current
Operating current
Leakage current from VCC Pin
Internal MOSFET (Drain Pin)
Break down voltage
Supply Current from Drain Pin
Leakage current from Drain Pin
On-state resistance
Internal Current Sense
Current Limit
Leading-edge blanking
Feedback input (FB Pin)
VCCH
VCCL
IQ
IOP
ILeak_VCC
At no load condition, VCC=20V
60kHz, VCC=20V
VCC=0VÆ16V, Drain float
VBRDSS VCC=20V, VFB=7V
ICharge VCC=4V, VDrain=100V
ILeak_Drain VDS=500VDC
RON
ID=10mA, TJ=20 degree
ILimit
tLEB
VFB=-0.5V
FB pin input current
DCM detect threshold
FB open-circuit threshold
First-level FB OVP threshold
IFB
VFB=4V
VDCM
VFBOPEN
VFBOVP1
Second-level FB OVP threshold
VFBOVP2
OVP sampling delay
tOVP
360
500
0.1
700
450
3.5
µs
150
°C
120
°C
Thermal Shutdown
Thermal shutdown threshold
Thermal shutdown recovery
threshold
MP4034 Rev. 1.03
1/23/2014
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
3
MP4034 – OFFLINE LED DRIVER
TYPICAL CHARACTERISTICS
4.0
700
650
600
Leakage Current vs.
Junction Temperature
800
3.0
750
2.0
1.5
500
25
0.0
-50 -25
50 75 100 125
VCC ON Threshold vs.
Junction Temperature
7.00
17.0
VCCL(V)
VCCH(V)
17.5
16.5
16.0
15.5
15.0
-50 -25
0
25
DCM Detect Threshold
vs. Temperature Chart
50
500
-50 -25
75 100 125
4.075
6.50
4.050
6.25
4.025
6.00
3.975
5.50
3.950
5.25
3.925
0
25
3.900
-50 -25
50 75 100 125
FB Open Circuit Threshold
vs. Junction Temperature
0.110
0.100
-50 -25
MP4034 Rev. 1.03
1/23/2014
-0.080
-0.100
-0.120
-0.140
0
25
50 75 100 125
25
50 75 100 125
Second-Level OVP Threshold
vs. Junction Temperature
7.000
6.250
6.000
5.750
5.500
5.250
-0.180
-0.200
-50 -25
0
6.500
-0.060
-0.160
0.105
75 100 125
6.750
VFB_OVP(V)
VFB_OPEN(V)
VDCM(V)
0.115
50
4.000
5.75
-0.040
0.120
25
4.100
-0.020
0.125
0
First-Level OVP Threshold
vs. Junction Temperature
6.75
0.000
0.130
25
VCC OFF Threshold vs.
Junction Temperature
5.00
-50 -25
50 75 100 125
0
VFB(V)
0
650
550
0.5
400-50 -25
700
600
1.0
450
18.0
850
3.5
2.5
550
Breakdown Voltage vs.
Junction Temperature
VBRDSS(V)
Charge Current vs.
Junction Temperature
0
25
50 75 100 125
5.000
-50 -25
0
25
50 75 100 125
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
4
MP4034 – OFFLINE LED DRIVER
TYPICAL CHARACTERISTICS (continued)
OVP Sample Delay vs.
Junction Temperature
On State Resistance vs.
Junction Temperature
400
CURRENT ILIMIT(mA)
20
5.0
4.5
15
4.0
10
3.5
3.0
5
2.5
2.0
-50 -25
Current ILimit vs.
Junction Temperature
0
MP4034 Rev. 1.03
1/23/2014
25
50
75 100 125
0
-50 -25
0
25
50
75 100 125
390
380
370
360
350
-50 -25
0
25
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
50
75 100 125
5
MP4034 – OFFLINE LED DRIVER
TYPICAL PERFORMANCE CHARACTERISTICS
Performance waveforms are tested on the evaluation board of the Design Example section.
VIN = 230VAC, VOUT = 40V, IOUT=0.13A, L = 1.2mH, TA = 25°C, unless otherwise noted.
Input Power Startup
VDS
100V/div.
IOUT
50mA/div.
Input Power Shut Down
OCkP Entry
VDS
100V/div.
VDS
100V/div.
IOUT
50mA/div.
VCC
10V/div.
IOUT
100mA/div.
OCkP Recovery
OVP Entry
OVP Recovery
VDS
100V/div.
VDS
100V/div.
VDS
100V/div.
VCC
10V/div.
IOUT
100mA/div.
VCC
10V/div.
VCC
10V/div.
IOUT
50mA/div.
IOUT
50mA/div.
SCP Entry
SCP Recovery
VDS
100V/div.
VDS
100V/div.
VCC
10V/div.
VCC
10V/div.
IOUT
50mA/div.
IOUT
50mA/div.
MP4034 Rev. 1.03
1/23/2014
Output Current Ripple
IOUT
50mA/div.
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
6
MP4034 – OFFLINE LED DRIVER
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Performance waveforms are tested on the evaluation board of the Design Example section.
VIN = 230VAC, VOUT = 40V, IOUT=0.13A, L = 1.2mH, TA = 25°C, unless otherwise noted.
Normal Operation
Output Current Regulation
5
4
3
2
1
VDS
100V/div.
VCC
10V/div.
VFB
10V/div.
IOUT
100mA/div.
0
-1
-2
-3
-4
-5
80 100120140160180200220240260
INPUT VOLTAGE (V)
MP4034 Rev. 1.03
1/23/2014
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
7
MP4034 – OFFLINE LED DRIVER
PIN FUNCTIONS
SOIC8-7A
Name Description
Pin #
1
3
2, 4, 5, 6
8
Supply. An internal high-voltage current source charges VCC voltage to VCCH to start the IC.
VCC The internal high-voltage current source will also turn on when VCC falls below VCCL to
charge VCC. Connect a 0.1µF ceramic decoupling capacitor as close as possible to this pin.
Feedback. Controls the OVP function. If VFB=4.0V, the first-level OVP triggers and output
FB voltage remains constant. If VFB=6.35V, the second-level OVP triggers, switch immediately
shuts off, and IC restarts.
GND Ground.
Drain Internal MOSFET Drain. Input for the startup high-voltage current source.
MP4034 Rev. 1.03
1/23/2014
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
8
MP4034 – OFFLINE LED DRIVER
FUNCTIONAL BLOCK DIAGRAM
FB
Protection
Unit
Power
Management
VCC
Start Up Unit
DRV
Constant
Current Control
Driving Signal
Management
Drain
Current
Sense
GND
Figure 1: Functional Block Diagram
MP4034 Rev. 1.03
1/23/2014
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
9
MP4034 – OFFLINE LED DRIVER
OPERATION
Output
Transformer Design
Output
L
85~265Vac
N
NS
NP
VCC
MP4034
Drain
N P_AU
GND
FB
S
Figure 2: Simplified Flyback Converter
Startup
Initially, the IC is self-supplying through the
internal high-voltage current source, which is
drawn from the Drain pin. The internal highvoltage current source will turn off for better
efficiency when VCC reaches the VCC ON
threshold. Then the transformer’s auxiliary
winding takes over as the power source. When
VCC falls below the VCC OFF threshold, the IC
stops switching and the internal high-voltage
current source turns on again. See Figure 3 for
the start-up waveform.
Vcc
Figure 4: Isolated Flyback LED Driver
The MP4034 ensures that the circuit operates
in discontinues conduction mode (DCM). When
the IC internal MOSFET turns on, the current (iP)
flowing through transformer’s primary-side
winding (NP) increases linearly until it reaches
its peak current limit (IPK)
IPK_S
iS
IPK
iP
Regulation Occurs Here
Auxiliary Winding Takes Charge
0
17.3 V
6.3V
Figure 5: Current Waveform
Assume switching frequency is fs, the power
stored in the inductor is given by:
Drain
Switching Pulses
P=
1
2
× fS
LM × IPK
2
Then inductance of coupling inductor is then:
High voltage
current source
LM =
ON
OFF
Figure 3: VCC UVLO
MP4034 Rev. 1.03
1/23/2014
2 × PO
I × fS × η
2
PK
Where PO is output power and η is the
estimated efficiency.
When MP4034’s internal switch turns off, the
freewheeling current (iS) will flow through
secondary-side diode and decrease linearly, as
shown in Figure 5.
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
10
MP4034 – OFFLINE LED DRIVER
The relationship of peak current at ON period
and OFF period is:
IPK _ S =
NP
× IPK
NS
Where NP is the number of primary winding
turns, and NS is the number of secondary
winding turns.
The MP4034 detects the secondary side diode
duty cycle by sampling the auxiliary winding
voltage and generates a ZCD signal as shown
in Figure 6.
FB
0V
ZCD
TS_ON
TS_OFF
Figure 6: VFB and ZCD Waveforms
When the FB voltage is high—which means
that the current is flowing through secondaryside diode—the ZCD signal goes high.
Conversely, when the FB voltage is low—which
means no current flows through the secondaryside diode—the ZCD signal goes low, meaning
the secondary-side diode duty cycle (DS) is:
DS =
DCM Detection
The MP4034 is designed to operate in
discontinuous conduction mode (DCM). To
avoid operating in continuous conduction mode
(CCM), the MP4034 detects the falling edge of
the FB input voltage with each cycle. If the chip
does not detect a 120mV falling edge, it will
stop switching.
Over Voltage Protection
The MP4034 has two levels of over-voltage
protection based on the FB voltage.
In normal operation, MP4034 samples the FB
pin voltage 3.5μs after the primary switch turns
off, as shown in Figure 6.
0
3.5us
TS _ ON + TS _ OFF
1
× IPK _ S × DS
2
TS _ ON
1 N
= × P × IPK ×
2 NS
TS _ ON + TS _ OFF
IOUT =
The MP4034 keeps DS at 0.4. Thus the output
current is:
1 NP
1 N
×
× IPK × DS = × P × IPK
2 NS
5 NS
MP4034 Rev. 1.03
1/23/2014
Leading-Edge Blanking
Turning the power switch on induces a spike on
the sense resistor. To avoid falsely terminating
the switching pulse, the MP4034 includes a
300ns leading-edge blanking period. During this
blanking period, the current sense comparator
is disabled and the gate driver can not switch
off.
TS _ ON
Then the average output current is:
IOUT =
This provides enough information to design the
transformer turn ratio.
TS_ON
Figure 7: Auxiliary Voltage Waveform
The relationship of output voltage and VFB is :
VFB =
NP _ AU
NS
×
RDOWN
× (VO + VD )
RUP + RDOWN
Where VD is the secondary-diode forward-drop
voltage.
When the MP4034 detects that the FB voltage
equals 4.0V, the first level OVP triggers. The
switching frequency drops to maintain the
output voltage at a constant value. If VFB
voltage exceeds 6.35V for 3.5μs, it will shut
down immediately and discharge the VCC
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
11
MP4034 – OFFLINE LED DRIVER
voltage. When VCC drops to UVLO, the MP4034
will restart.
1
2
N-1
N
Figure 8: LED String
Assume the forward voltage of one LED is VF
and the total number of LEDs on the string is N.
So the output voltage can be calculated as
N×VF. To ensure that OVP won’t trigger during
normal operation; the VFB should not exceed
VFBOVP1 (typical 4.0V). However, avoid a large
output voltage when OVP occurs. So the
voltage reflected on the FB pin should be:
VFB =
NP _ AU
NS
×
RDOWN
× (N × VF + VD ) = 0.85VFBOVP1
RDOWN + RUP
Open-Circuit Protection (OCkP)
The MP4034 has open-circuit protection
(OCkP). If the −0.15V falling edge of VFB can
not be monitored—which means the feedback
loop is open—the MP4034 immediately shuts
off the driving signals and enters hiccup mode.
The MP4034 resumes normal operation when
the fault has been removed.
Thermal Shutdown (TSD)
When the temperature of the IC exceeds 150°C,
the over-temperature protection is enacted and
the IC enters auto-recovery mode. When the
temperature falls below 120°C, the IC resumes
working.
MP4034 Rev. 1.03
1/23/2014
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
12
MP4034 – OFFLINE LED DRIVER
APPLICATION INFORMATION
COMPONENT SELECTION
Input Filter
Input filter produces a DC source through the
rectifier from the AC input power Figure 9 shows
the input filter and Figure 10 shows the typical
DC bus voltage waveform.
L
+
R
C1 +
AC Input
C2
+ DC Input
VDC(max)
DC input voltage
RCD Snubber
The transformer leakage inductance causes the
MOSFET drain voltage spike and the excessive
ringing on the drain voltage waveform.
VDC(min)
AC input voltage
VAC
t
0
Figure 10: DC Input-Voltage Waveform
Bulk capacitors C1 and C2 filter the rectified AC.
Inductor L forms a π filter with C1 and C2 to
restrain the differential-mode EMI noise. The
resistor (R) in parallel with the inductor (L)
restrains the mid-frequency-band EMI noise.
Normally, R is selected between 1kΩ and 10kΩ.
The DC input capacitors, C1 and C2, are usually
2µF/W to 3µF/W for the universal input condition.
For a 230VAC single-range application, the
capacitor can be half that value. Normally, the
minimum DC voltage should not be too low to
ensure the converter can supply the maximum
power to the load which can be express as
follows:
VDC(min) ≥
MP4034 Rev. 1.03
1/23/2014
NP
DS
⋅ (N ⋅ VF + VD ) ⋅
NS
1 − DS
Output Diode
Use a Schottky diode because of its fast
switching speed and low forward voltage drop for
better efficiency.
If a lower average efficiency (3%-4%) is
acceptable, replace the output diode with a PNjunction diode or other non-Schottky diode to
lower costs.
Leakage Inductance
The transformer leakage inductance will
decrease the system efficiency and affect the
output
current
constant
precision.
The
transformer structure should be optimized to
improve the primary side and secondary side
coupling and minimize the transformer leakage
inductance of transformer. Aim for a leakage
inductance that is less than 5% inductance.
Figure 9: Input Filter
Vin
If the VDC(min) can not satisfy this express,
increase the value of the input capacitors to
increase the VDC(min).
The RCD snubber circuit can limit this Drain
voltage spike. Figure 11 shows the RCD snubber
circuit.
RSN
CSN
DSN
VSN
+
LM
*
+
*
R
LK
MP4034
VCC
Drain
FB
GND
Figure 11: RCD Snubber
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
13
MP4034 – OFFLINE LED DRIVER
Select RSN and CSN for an acceptable voltage
spike and better system operation.
The power dissipated in the snubber circuit is
approximately:
PSN =
VSN
1
⋅ LK ⋅ IPK 2 ⋅
× fS
2
VSN − NPS × VO
Where:
•
LK is the leakage inductance,
•
VSN is the clamp voltage,
•
NPS is the turn ratio of primary and secondary
side.
The power consumed in the snubber resistor
(RSN), the resistor (RSN) is:
RSN =
VSN2
PSN
The maximum ripple of the snubber capacitor
voltage is:
ΔVSN =
VSN
CSN ⋅ RSN ⋅ fS
Generally, a 15% ripple is reasonable. Use the
previous equation to approximate CSN.
The damping resistor (R) in series with the RCD
has a relatively large value to prevent any
excessive ringing voltage that can affect the EMI.
Use a damping resistor of about 200Ω to 500Ω to
limit the drain voltage ringing.
MP4034
VCC
Drain
GND
FB
RUP
RFB
RDOWN
Figure 12: FB Pin in Series with ON Resistor
Dummy Load
A dummy load is required in open-output
applications for good over-voltage protection.
Use a dummy load of ~10mW for good load
regulation.
Maximum Switching Frequency
Because of the parameter tolerance of the
sampling detecting time and inductance
tolerances, select a secondary-side-diode
conduction time that exceeds 5.4µs as follows.
TS _ ON = IPK ⋅
NS ⋅ L M
> 5.4μs
NP ⋅ (VO + VD )
For high or low temperature operation, select a
maximum switching frequency below 75kHz.
Resistor Divider
For better application performance, use a resistor
divider with values in the range of 10kΩ to 100kΩ
to limit noise from adjacent components on the
FB pin. Connect a resistor with a value ranging
from 1kΩ to 2kΩ from the FB pin to the resistor
divider to limit substrate injection current effects,
as shown in Figure 12.
MP4034 Rev. 1.03
1/23/2014
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
14
MP4034 – OFFLINE LED DRIVER
PCB Layout Guide
PCB layout is very important to achieve reliable
operation, and good EMI and thermal
performance. The use design guide as follows
to help optimize performance.
1. Minimize the loop area formed by the input
capacitor, the MP4034 drain-source, and the
primary winding to reduce EMI noise.
2. The copper area connected to source pins
acts as a heat sink. Provide a large copper area
to improve the thermal performance.
3. Minimize the clamp circuit loop to reduce EMI.
4. Minimize the secondary loop area of the
output diode and output filter to reduce the EMI
noise. In addition, provide a sufficient copper
area at the anode and cathode terminal of the
output diode for heat dissipation.
5. Place the AC input away from the switching
nodes to minimize the noise coupling that may
bypass the input filter.
6. Place the bypass capacitor as close as
possible to the IC and source.
7. Place the feedback resistors at the FB pin
and minimize the feedback sampling loop area
to minimize noise coupling.
8. Use a single point connection at the negative
terminal of the input filter capacitor for the
MP4034 source pin and bias winding return.
Figure 13 shows a layout example.
Bottom Layer
Figure 13: PCB Layout
Design Example
Below are design examples following the
application
guidelines
for
the
given
specifications:
Table 1: Design Example
VIN
VOUT
IOUT
VIN
VOUT
IOUT
Example 1
85VAC-265VAC
40V
0.13A
Example 2
85VAC-265VAC
10V
0.35A
Figure 14 and Figure 15 show the detailed
isolated application, while Figure 16 and Figure
17 show the detailed non-isolated application.
These examples were used in the Typical
Performance Characteristics section. For more
applications, please refer to the related
evaluation board datasheets.
Top Layer
MP4034 Rev. 1.03
1/23/2014
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
15
MP4034 – OFFLINE LED DRIVER
TYPICAL APPLICATION CIRCUITS
L1 1000uH/0.1A
1
R1 10K/0805
R2
C3
2.2nF
630V/1206
499K/1206
NP
6
LED+
D3
ES1G/400V/1A
L
2
C1
4.7uF/400V
C2
D1
4.7uF/400V
N
CR1
600V/0.5A
R3
20/0805
S1ML/1000V/
1A
FR1 10/1W
85VAC~265VAC
NS
3
C5
R7 40V/0.13A
10uF
50V/1210 100K
5
LED-
PGND
NP_AU
AGND
4
T1
EE16
Lm=1.2mH
NP:NP_AU:NS=103:16:53
CY1
PGND
D2
BAV21W
200V/0.2A
470pF
U1
5
6
PGND
8
GND
GND
GND
4
FB
3
GND
2
R4
4.99/0805
PGND
AGND
R5
13.3K/1%
VCC 1
Drain
R6
31.5K/1%
C4
4.7uF
25V/1206
MP4034/SOIC8-7A
PGND
Figure 14: Typical Application Example
Universal Input, Driving 14 LEDs in Series, 130mA LED Current, 6W Isolation Flyback Converter
L1 1mH/0.1A
1
R1 10k/0805
R2
499k
1206
C3
2.2nF/630V
1206
FR1 10/1W
85VAC~265VAC
BD1
MB6S
600V/0.5A
C2
D1
2.2uF/400V
C1
4.7uF/400V
N
R3
510
0805
NP
6
D3
ES1D/200V/1A
LED+
2
1kV/1A
WSRGC10MH
L
T1
3
C5
22uF/16V
1206
NS
R7
10k
10V/0.35A
5
PGND
NP _AU
4
LED-
EE13
Lp=1.1mH
NP :NP_AU:NS=95:23:19
AGND
PGND
D2
BAV21W
200V/0.2A
U1
5
GND
GND
4
6
GND
FB
3
GND
2
R4
20/0805
Drain
R6
32.4k/1%
PGND
AGND
R5
13.3k/1%
PGND
8
CY1
1nF/4kV
VCC 1
MP4034/SOIC8-7A
C4
4.7uF/50V
1206
PGND
Figure 15: Typical Application Example
Universal Input, Driving 3 LEDs in Series, 350mA LED Current, 3.5W Isolation Flyback Converter
MP4034 Rev. 1.03
1/23/2014
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
16
MP4034 – OFFLINE LED DRIVER
L1
R1
1000 uH/0.1 A
C4
10uF
50V/1210
10k/0805
C1
BD1
600V/0.5A
85VAC~265 VAC
N
40 V/150 mA
LED+
FR1 10/1W
L
LEDR5
100k
1
N2
C5
NS
100nF/400 V
C2
10uF/400 V
10
N1
2
PGND
PGND
3
N3
D2
ES 1G
400 V/1 A
T1
EE 13
L P=1 .18 mH
N1: N2: N3 =58:48 :14
4
D1
BAV21 W
200V /0.2A
U1
5
6
GND
GND
GND
FB
GND
PGND
8
Drain
VCC
R2
4
R4
27 k/1 %
4.99/0805
3
2
R3
1
13 .3k/1 %
C3
4.7uF
25 V/1206
MP4034 /SOIC8-7A
PGND
Figure 16: Typical Application Example
Universal Input, Driving 14 LEDs in Series, 150mA LED Current, 6W Non-isolated Buck-Boost Converter
L1
R1
1000 uH/0.1 A
C4
22uF
16V/1206
10k/0805
85VAC~265 VAC
N
C1
BD1
600V/0.5A
10 V/350 mA
LED+
FR1 10/1W
L
LEDR5
10 k
1
N2
C5
NS
100nF/400 V
C2
6.8 uF/400V
10
N1
2
PGND
PGND
3
N3
D2
ES 1G
400 V/1 A
T1
EPC13
LP=1.15 mH
N1:N2:N3=99:25: 29
4
D1
BAV21 W
200V /0.2A
U1
5
6
GND
GND
GND
FB
GND
PGND
8
Drain
VCC
R2
4
4.99/0805
R4
32 .4k /1%
3
2
R3
1
13 .3k/1 %
C3
4.7uF
25 V/1206
MP4034 /SOIC8-7A
PGND
Figure 17: Typical Application Example
Universal Input, Driving 3 LEDs in Series, 350mA LED Current, 3.5W Non-isolated Buck-Boost Converter
MP4034 Rev. 1.03
1/23/2014
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
17
MP4034 – OFFLINE LED DRIVER
FLOW CHART
Y
Start
Monitor V
V CC < VCCL
CC
N
N
Monitor VCC
V CC > VCCH
Y
Monitor V
N
FB
N
CC Operation
V FB > -0. 15V
for entire
cycle
V FB >4 .0 V
Y
Y
First Level OVP
CV Operation
OCkP
Operation
N
V FB > 6.35 V
Y
Shut Off
Switching
Pulse
Discharge
Vcc to OFF
threshold
MP4034 Rev. 1.03
1/23/2014
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
18
MP4034 – OFFLINE LED DRIVER
PACKAGE INFORMATION
SOIC8-7A
0.189(4.80)
0.197(5.00)
8
0.050(1.27)
0.024(0.61)
5
0.063(1.60)
0.150(3.80)
0.157(4.00)
PIN 1 ID
1
0.228(5.80)
0.244(6.20)
0.213(5.40)
4
TOP VIEW
RECOMMENDED LAND PATTERN
0.053(1.35)
0.069(1.75)
SEATING PLANE
0.004(0.10)
0.010(0.25)
0.013(0.33)
0.020(0.51)
0.050(1.27)
BSC
0.0075(0.19)
0.0098(0.25)
SEE DETAIL "A"
SIDE VIEW
FRONT VIEW
0.010(0.25)
x 45o
0.020(0.50)
GAUGE PLANE
0.010(0.25) BSC
0o-8o
0.016(0.41)
0.050(1.27)
DETAIL "A"
NOTE:
1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN
BRACKET IS IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH
,
PROTRUSIONS OR GATE BURRS.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH
OR PROTRUSIONS.
4) LEAD COPLANARITY(BOTTOM OF LEADS AFTER FORMING)
SHALL BE 0.004" INCHES MAX.
5) JEDEC REFERENCE IS MS-012.
6) DRAWING IS NOT TO SCALE.
NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third
party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal
responsibility for any said applications.
MP4034 Rev. 1.03
1/23/2014
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
19
工商网监
湘ICP备2023018690号
