0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
MP9486GN-Z

MP9486GN-Z

  • 厂商:

    MPS(美国芯源)

  • 封装:

    SOIC8_150MIL_EP

  • 描述:

    IC REG 100V 1A STEP-DWN CONVRTER

  • 数据手册
  • 价格&库存
MP9486GN-Z 数据手册
MP9486 100V Input, 1A, Step-Down Converter The Future of Analog IC Technology DESCRIPTION FEATURES The MP9486 is a high-voltage, step-down, switching regulator that delivers up to 1A of continuous current to the load. It integrates a high-side, high-voltage, power MOSFET with a current limit of 2.5A, typically. The wide 4.5V to 100V input range accommodates a variety of step-down applications, making it ideal for automotive, industry, and lighting applications. Hysteretic voltage-mode control is employed for very fast response. MPS’s proprietary feedback control scheme minimizes the number of required external components.     The switching frequency can be up to 1MHz, allowing for small component size. Thermal shutdown and short-circuit protection (SCP) provide reliable and fault-tolerant operations. A 170µA quiescent current allows the MP9486 to be used in battery-powered applications. The MP9486 is available in a SOIC-8 package with an exposed pad.     Wide 4.5V to 100V Input Range Hysteretic Control: No Compensation Up to 1MHz Switching Frequency PWM Dimming Control Input for LED Application Short-Circuit Protection (SCP) with Integrated High-Side MOSFET 170μA Quiescent Current Thermal Shutdown Available in a SOIC-8 Package with an Exposed Pad APPLICATIONS      Scooters, E-Bike Control Power Supplies Solar Energy Systems Automotive System Power Industrial Power Supplies High-Power LED Drivers All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. “MPS” and “The Future of Analog IC Technology” are registered trademarks of Monolithic Power Systems, Inc. TYPICAL APPLICATION   Efficiency(%) Efficiency vs. Output Current 10 0 90 80 70 60 50 40 30 20 10 0 V OU T=5V , L =33 uH V in= 36V V in= 60V 1 MP9486 Rev. 1.01 9/26/2018 10 10 0 O ut put Curre nt (m A) www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 1 000 1 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER ORDERING INFORMATION Part Number* Package Top Marking MP9486GN SOIC-8 EP See Below * For Tape & Reel, add suffix –Z (e.g. MP9486GN–Z) TOP MARKING MP9486: Part number LLLLLLLL: Lot number MPS: MPS prefix Y: Year code WW: Week code PACKAGE REFERENCE TOP VIEW SOIC-8 EP MP9486 Rev. 1.01 9/26/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 2 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER ABSOLUTE MAXIMUM RATINGS (1) Supply voltage (VIN) ................... -0.3V to +100V Switch voltage (VSW) ........ -0.5V (-4.5V for 10ns) to VIN + 0.5V BST to SW ...................................... -0.3V to +6V All other pins ................................... -0.3V to +6V Junction temperature ................................ 150°C Continuous power dissipation (TA = +25°C) (2) ................................................................ 3.6W (4) Lead temperature...................................... 260°C Storage temperature .................-65°C to +150°C Recommended Operating Conditions (3) Supply voltage (VIN) ........................ 4.5V to 95V EN and DIM voltages ............................ 0V to 5V Maximum switching frequency .................. 1MHz Operating junction temp. (TJ) ....-40°C to +125°C MP9486 Rev. 1.01 9/26/2018 Thermal Resistance θJA θJC SOIC-8 EP EV9486-N-00A (4) .................. 34 ....... 4 .... °C/W JESD51-7 (5) .......................... 50 ....... 10 ... °C/W NOTES: 1) Exceeding these ratings may damage the device. 2) The maximum allowable power dissipation is a function of the maximum junction temperature TJ(MAX), the junction-toambient thermal resistance θJA, and the ambient temperature TA. The maximum allowable continuous power dissipation at any ambient temperature is calculated by PD(MAX)=(TJ(MAX)TA)/θJA. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage. 3) The device is not guaranteed to function outside of its operating conditions. 4) Measured on EV9486-N-00A 2-layer 63mmx63mm board. 5) Measured on JESD51-7 4-layer board. www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 3 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER ELECTRICAL CHARACTERISTICS VIN = 60V, TA = +25°C, unless otherwise noted. Specifications over temperature are guaranteed by design and characterization. Parameter Symbol VIN UVLO threshold VIN UVLO hysteresis Shutdown supply current Quiescent supply current Upper switch on resistance (6) Upper switch leakage current Current limit EN up threshold EN threshold hysteresis EN input current EN pull-up current DIM up threshold DIM threshold hysteresis DIM input current RDS(ON) ISWLK IPK VENH VENHY IENI IENS VDIMH VDIMHY IDIM DIM on propagation delay TDIMDH DIM off propagation delay TDIMDL Feedback voltage threshold high (6) VFBH Feedback voltage threshold low (6) VFBL FB input current IFB FB propagation delay to output high TFBDH FB propagation delay to output high TFBDL Thermal shutdown (7) Condition VEN = 0V No load, DIM = low, VFB = 250mV VBST - VSW = 5V VEN = 0V, VSW = 0V VFB = 0.15V Min Typ Max Units 3.6 4.0 0.4 2 4.35 5 V V µA 170 240 µA 1.7 1.4 VEN = 5V VEN = 2V 0.8 VDIM = 5V or 0V VFB = 0V, VDIM rising edge to VSW rising edge VFB = 0V, VDIM falling edge to VSW falling edge 4.5V < VIN < 95V, VFB rising from 0V until VSW < 30V 4.5V < VIN < 95V, VFB falling from 0.25V until VSW > 30V VFB = 5V or 0V Falling edge of VFB from 0.25V to 0V to VSW rising edge Rising edge of VFB from 0V to 0.25V to VSW falling edge Trigger thermal shutdown Hysteresis 500 0.01 2.5 1.55 320 0.01 2 1.15 300 -1 1 1.7 1 3 1.5 1 mΩ µA A V mV µA µA V mV µA 50 ns 50 ns 209 215 221 mV 179 185 191 mV 300 nA -300 100 ns 100 ns 150 20 C NOTES: 6) Guaranteed by design. 7) Guaranteed by characterization, not tested in production. MP9486 Rev. 1.01 9/26/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 4 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER TYPICAL CHARACTERISTICS VIN = 60V, TA = +25°C, unless otherwise noted. Quiesvent Current vs. Input Voltage 5 4.5 4 3.5 3 2.5 2 1.5 1 0.5 0 EN=LOW 220 Input Current(uA) Input Current(uA) Shutdown Current vs. Input Voltage EN=HIGH, DIM=LOW, V FB=250mV 210 200 190 180 4 17 30 43 56 69 82 95 4 17 30 Input Voltage(V) 56 69 82 95 Quiescent Current vs. Temperature Shutdown Current vs. Temperature V IN =95V, DIM=LOW,EN=HIGH,V FB=250mV V IN =95V, EN=LOW 20 220 16 210 Input Current(uA) Input Current(uA) 43 Input Voltage(V) 12 8 4 200 190 180 0 -40 -20 0 20 40 -40 -20 0 60 80 100 120 140 20 40 60 80 100 120 140 J unction Temperature(oC) J unction Temperature(oC) EN Threshold vs. Temperature UVLO Threshold vs. Temperature 2 4.5 rising falling 4.1 3.9 1.7 EN Threshold(V) Vin Threshold(V) 4.3 1.4 1.1 rising 0.8 3.7 falling 0.5 3.5 -40 -20 0 20 40 60 80 100 120 140 J unction Temperature(oC) MP9486 Rev. 1.01 9/26/2018 -40 -20 0 20 40 60 80 100 120 140 J unction Temperature(oC) www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 5 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER TYPICAL PERFORMANCE CHARACTERISTICS VIN = 60V, VOUT = 5V, IOUT = 1A, L = 33μH, COUT = 100μF, TA = +25°C, unless otherwise noted. 100 90 80 70 60 50 40 30 20 10 0 Load Regulation Regulation Error(%) Efficiency(%) Efficiency vs. Output Current Vin=36V Vin=60V 1 10 100 Output Current(mA) 1000 1 0.8 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1 Vin=36V Vin=60V 0 200 400 600 800 1000 Output Current(mA) Line Regulation 2 Iout=1mA Regulation Error(%) 1.5 Iout=1000mA 1 0.5 0 -0.5 -1 -1.5 -2 0 10 20 30 40 50 60 70 80 90 100 Input Voltage(V) MP9486 Rev. 1.01 9/26/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 6 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN = 60V, VOUT = 5V, IOUT = 1A, L = 33μH, COUT = 100μF, TA = +25°C, unless otherwise noted. Steady State Steady State IOUT = 0A IOUT = 1A CH1: CH1: VOUT/AC VOUT/AC 100mV/div. 100mV/div. CH2: VIN 50V/div. CH2: VIN 50V/div. CH3: VSW 50V/div. CH3: VSW 50V/div. CH4: IL 1A/div. CH4: IL 2A/div. 4µs/div. 4µs/div. Power On Power On IOUT = 0A IOUT = 1A CH1: VOUT CH1: VOUT 2V/div. 2V/div. CH2: VIN 50V/div. CH2: VIN 50V/div. CH3: VSW 50V/div. CH3: VSW 50V/div. CH4: IL 1A/div. CH4: IL 1A/div. 20ms/div. 20ms/div. Power Off Power Off IOUT = 0A IOUT = 1A CH1: VOUT CH1: VOUT 2V/div. 2V/div. CH2: VIN 50V/div. CH2: VIN 50V/div. CH3: VSW 10V/div. CH3: VSW 50V/div. CH4: IL 500mA/div. CH4: IL 1A/div. 100ms/div. MP9486 Rev. 1.01 9/26/2018 20ms/div. www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 7 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN = 60V, VOUT = 5V, IOUT = 1A, L = 33μH, COUT = 100μF, TA = +25°C, unless otherwise noted. EN Start-Up EN Start-Up IOUT = 0A IOUT = 1A CH1: VOUT CH1: VOUT 2V/div. 2V/div. CH2: VEN 5V/div. CH2: VEN 5V/div. CH3: VSW 50V/div. CH3: VSW 50V/div. CH4: IL 1A/div. CH4: IL 1A/div. 20ms/div. 20ms/div. EN Shutdown EN Shutdown IOUT = 0A IOUT = 1A CH1: VOUT 2V/div. CH1: VOUT 2V/div. CH2: VEN 5V/div. CH2: VEN CH3: VSW CH3: VSW 50V/div. 5V/div. 20V/div. CH4: IL 1A/div. CH4: IL 500mA/div. 100ms/div. 400µs/div. SCP Entry SCP Recovery IOUT = 0A IOUT = 0A CH1: VOUT CH1: VOUT 2V/div. 2V/div. CH2: VIN 50V/div. CH2: VIN 50V/div. CH3: VSW 50V/div. CH3: VSW 50V/div. CH4: IL 1A/div. CH4: IL 1A/div. 400µs/div. MP9486 Rev. 1.01 9/26/2018 40ms/div. www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 8 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN = 60V, VOUT = 5V, IOUT = 1A, L = 33μH, COUT = 100μF, TA = +25°C, unless otherwise noted. SCP Entry SCP Recovery IOUT = 1A IOUT = 1A, E-load turn-on threshold = 0.32V CH1: VOUT CH1: VOUT 2V/div. 2V/div. CH2: VIN 50V/div. CH2: VIN 50V/div. CH3: VSW 50V/div. CH3: VSW 50V/div. CH4: IL 2A/div. CH4: IL 1A/div. 1ms/div. 20ms/div. Load Transient IOUT = 0A --> 1A @ 70mA/µs CH1: VOUT/AC 50mV/div. CH4: ILOAD 1A/div. 400µs/div. MP9486 Rev. 1.01 9/26/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 9 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER PIN FUNCTIONS SOIC-8 EP Pin # Name 1 FB 2 NC 3 VIN 4 BST 5 SW 6 DIM 7 EN 8 GND MP9486 Rev. 1.01 9/26/2018 Description Feedback. FB is the input to the voltage hysteretic comparators. The average FB voltage is maintained at 200mV by loop regulation. No connection. Input supply. VIN supplies power to all of the internal control circuitries, both BST regulators, and the high-side switch. A decoupling capacitor to ground must be placed close to VIN to minimize switching spikes. Bootstrap. BST is the positive power supply for the internal, floating, high-side MOSFET driver. Connect a bypass capacitor between BST and SW. Switch node. SW is the output from the high-side switch. A low forward voltage Schottky rectifier to ground is required. The rectifier must be placed close to SW to reduce switching spikes. PWM dimming input. DIM is useful in LED driver applications. Pull DIM below the specified threshold for dimming off. Pull DIM above the specified threshold for dimming on. If the dimming function is not needed, such as in common buck applications, then connect DIM and EN together. Enable input. Pull EN below the specified threshold to shut down the MP9486. Pull EN above the specified threshold or leave EN floating to enable the MP9486. Ground. GND should be placed as close to the output capacitor as possible to avoid the high-current switch paths. Connect the exposed pad to GND plane for optimal thermal performance. www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 10 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER BLOCK DIAGRAM VIN IENS Reference UVLO EN Internal Regulators Control Logic and Protection Circuits DIM VFBH R FB BST IPK SW Q S VFBL 200mV Adaptive Threshold Adjustment Circuit GND VFBH VFBL Figure 1: Function Block Diagram MP9486 Rev. 1.01 9/26/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 11 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER OPERATION Hysteresis Current Control with Adaptive Threshold Adjustment The MP9486 operates in a hysteretic voltagecontrol mode to regulate the output voltage. FB is connected to the tap of a resistor divider, which determines the output voltage. The power MOSFET is turned on when the FB voltage (VFB) drops to 185mV and remains on until VFB rises to 215mV. The power MOSFET is turned off when VFB rises to 215mV and remains off until VFB falls to 185mV. The two thresholds of 215mV and 185mV are adjusted adaptively to compensate for all the circuit delays, so the output voltage is regulated with an average 200mV value at FB. Enable (EN) Control The MP9486 has a dedicated enable control pin (EN) with positive logic. Its falling threshold is 1.23V, and its rising threshold is 1.55V (320mV higher). When floating, EN is pulled up to about 3V by an internal 2µA current source, so it is enabled. A current over 2µA is needed to pull EN down. Floating Driver and Bootstrap Charging The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own under-voltage lockout (UVLO) protection. The UVLO rising threshold is 2.2V with a threshold of 150mV. The bootstrap capacitor is charged and regulated to about 5V by the dedicated internal bootstrap regulator. If the internal circuit does not have sufficient voltage, and the bootstrap capacitor is not sufficiently charged, extra external circuitry can be used to ensure that the bootstrap voltage is in the normal operating region. Refer to the External Bootstrap Diode section on page 14 for more details. MP9486 Rev. 1.01 9/26/2018 Under-Voltage Lockout (UVLO) Under-voltage lockout (UVLO) is implemented to protect the chip from operating at an insufficient supply voltage. The UVLO rising threshold is about 4V, while its falling threshold is a consistent 3.6V. Dimming Function for LED Applications Because the FB reference of the MP9486 is very low, it is recommended to use the MP9486 for LED drivers by connecting the LED current sense resistor between FB and GND. In such applications, the MP9486 uses DIM for dimming. To achieve dimming, apply a pulse on DIM. The high level of the pulse should be >1.5V, and the low level should be 65%) and very high frequency (close to 1MHz) applications. The bootstrap diode can be a low-cost one, such as IN4148 or BAT54. PCB Layout Guidelines Efficient PCB layout is critical for stable operation. For best results, refer to Figure 3 and follow the guidelines below. 1. Place the input decoupling capacitor, catch diode, and the MP9486 (VIN, SW, and PGND) as close to each other as possible. 2. Keep the power traces very short and fairly wide, especially for the SW node. This can help greatly reduce voltage spikes on the SW node and lower the EMI noise level. 3. Run the feedback trace as far from the inductor and noisy power traces (like the SW node) as possible. 4. Place thermal vias with 15mil barrel diameter and 40mil pitch (distance between the centers) under the exposed pad to improve thermal conduction. Figure 2: External Bootstrap Diode Figure 3: Recommended Layout MP9486 Rev. 1.01 9/26/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 14 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER Design Example Table 1 is a design example following the application guidelines for the specifications below. Table 1: Design Example 8V to 95V VIN 5V VOUT 0A to 1A IOUT The typical application circuit for VOUT = 5V in Figure 4 shows the detailed application schematic and is the basis for the typical performance waveforms. For more detailed device applications, please refer to the related evaluation board datasheets. MP9486 Rev. 1.01 9/26/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 15 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER TYPICAL APPLICATION CIRCUIT Figure 4: VIN = 8 ~ 95V, VOUT = 5V, IOUT = 1A MP9486 Rev. 1.01 9/26/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 16 MP9486 – 100V INPUT, 1A, STEP-DOWN CONVERTER PACKAGE INFORMATION SOIC-8 EP 0.189(4.80) 0.197(5.00) 0.124(3.15) 0.136(3.45) 8 5 0.150(3.80) 0.157(4.00) PIN 1 ID 1 0.228(5.80) 0.244(6.20) 0.089(2.26) 0.101(2.56) 4 TOP VIEW BOTTOM VIEW SEE DETAIL "A" 0.051(1.30) 0.067(1.70) SEATING PLANE 0.000(0.00) 0.006(0.15) 0.013(0.33) 0.020(0.51) 0.0075(0.19) 0.0098(0.25) SIDE VIEW 0.050(1.27) BSC FRONT VIEW 0.010(0.25) x 45o 0.020(0.50) GAUGE PLANE 0.010(0.25) BSC 0.050(1.27) 0.024(0.61) 0o-8o 0.016(0.41) 0.050(1.27) 0.063(1.60) DETAIL "A" 0.103(2.62) 0.138(3.51) RECOMMENDED LAND PATTERN 0.213(5.40) NOTE: 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS. 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX. 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA. 6) DRAWING IS NOT TO SCALE. NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications. MP9486 Rev. 1.01 9/26/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 17
MP9486GN-Z 价格&库存

很抱歉,暂时无法提供与“MP9486GN-Z”相匹配的价格&库存,您可以联系我们找货

免费人工找货
MP9486GN-Z
  •  国内价格 香港价格
  • 1+29.700851+3.55124
  • 10+18.9468810+2.26542
  • 25+16.1499525+1.93100
  • 100+12.98481100+1.55256
  • 250+11.43008250+1.36666
  • 500+10.47355500+1.25229
  • 1000+9.672321000+1.15649

库存:3773