0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
MPM3650GQW-P

MPM3650GQW-P

  • 厂商:

    MPS(美国芯源)

  • 封装:

    PowerLFQFN24 模块

  • 描述:

    非隔离 PoL 模块 直流转换器 1 输出 0.6 ~ 12V 6A 2.75V - 17V 输入

  • 数据手册
  • 价格&库存
MPM3650GQW-P 数据手册
MPM3650 2.75 to 17V, 6A, 1.2MHz, Synchronous, Step-Down Power Module with Discontinuous Conduction Mode DESCRIPTION FEATURES The MPM3650 is a fully integrated highfrequency, synchronous, rectified, step-down power module with an internal inductor. It offers a highly compact solution to achieve 6A of continuous output current (IOUT) across a wide input voltage (VIN) range, with excellent load and line regulation. The MPM3650 offers synchronous mode for high efficiency across the entire output current load range.  Constant-on-time (COT) control provides fast transient response, easy loop design, and tight output regulation. Full protection features include short-circuit protection (SCP), over-current protection (OCP), under-voltage protection (UVP), and thermal shutdown. The MPM3650 requires a minimal number of readily available, standard external components, and is available in a space-saving QFN-24 (4mmx6mm) package.              Wide 2.75V to 17V Operating Input Voltage (VIN) Range Output Current (IOUT): o 0.6V to 1.8V, 6A IOUT o Above 1.8V, 5A IOUT Internal Power MOSFETs Adjustable Output from 0.6V High-Efficiency Synchronous Mode Discontinuous Conduction Mode (DCM) for High Efficiency at Light-Loads Continuous Conduction Mode (CCM) at Heavy Loads Supports Pre-Biased Start-Up 1200kHz Fixed Switching Frequency (fSW) Configurable External Soft-Start Time (tSS) Enable (EN) and Power Good (PG) for Power Sequencing Over-Current Protection (OCP) with Hiccup Mode Thermal Shutdown Available in a QFN-24 (4mmx6mmx1.6mm) Package APPLICATIONS      Field-Programmable Gate Array (FPGA) Power Systems Optical Modules Telecommunications Networking Industrial Equipment All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. “MPS”, the MPS logo, and “Simple, Easy Solutions” are trademarks of Monolithic Power Systems, Inc. or its subsidiaries. MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 1 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM TYPICAL APPLICATION Efficiency vs. Load Current vs. Power Loss VIN = 12V SW VOUT = 1V/6A VIN 95 VOUT PG 90 R1 20kΩ MPM3650 FB R2 30kΩ EN SS AGND PGND VCC C2 EFFICIENCY (%) C1 2.2 1.7 85 1.2 80 75 0.7 VOUT = 1V VOUT=1.8V VOUT=3.3V VOUT=1V Ploss VOUT=1.8V Ploss VOUT=3.3V Ploss 70 65 0.2 60 POWER LOSS (W) BST 2.75V to 17V -0.3 0 1 2 3 4 5 6 LOAD CURRENT (A) MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 2 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM ORDERING INFORMATION Part Number* MPM3650GQW Package QFN-24 (4mmx6mmx1.6mm) Top Marking See Below MSL Rating 3 * For Tape & Reel, add suffix -Z (e.g. MPM3650GQW-Z). TOP MARKING MPS: MPS prefix Y: Year code WW: Week code MP3650: First six digits of the part number LLLLLL: Lot number M: Module PACKAGE REFERENCE TOP VIEW PGND SW VIN PG 24 23 22 21 PG 1 20 PGND 2 19 PGND 3 18 PGND 4 17 5 16 EN 6 15 BST 7 14 SW SW 8 13 OUT 9 12 10 11 OUT OUT OUT QFN-24 (4mmx6mmx1.6mm) PACKAGE TOP VIEW MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 3 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM PIN FUNCTIONS Pin # Name 6 7, 8, 13, 14, 23 9, 10, 11, 12 15 VCC Description System ground. The PGND pin is the regulated output voltage’s (VOUT’s) reference ground. Careful consideration must be taken when designing the PCB layout. Connect PGND to ground with multiple copper pours and vias. Internal bias supply output. 1, 2, 3, 4, 5, 24 PGND SW Switch output. Float the SW pins. OUT Output pin. Connect the OUT pin to the output capacitor (COUT). BST 16 EN 17 FB 18 AGND 19 SS 20, 21 PG 22 VIN Bootstrap. Float the BST pin. Enable. Pull the EN pin high to turn the part on; float EN to turn it off. EN is pulled to AGND via an internal 1.2MΩ pull-down resistor (REN_PD). Feedback. To set VOUT, connect the FB pin to the tap of an external resistor divider connected between the output and AGND. Signal ground. The AGND pin is not connected internally to the system ground. When designing the PCB layout, ensure that AGND is connected to the system ground. Soft start. Connect a capacitor between the SS pin and AGND to set the soft-start time (tSS) and to avoid start-up inrush current. SS has an internal 22nF capacitor (CSS). Power good output. The PG pin is an open-drain output. PG’s state changes if one of the following protections is triggered: under-voltage protection (UVP), over-current protection (OCP), or over-temperature protection (OTP). PG’s state also changes if an over-voltage (OV) condition occurs. Supply voltage. The MPM3650 operates from a 2.75V to 17V input rail. Use a 0.1μF input capacitor (CIN) in a 0402 package to decouple the input rail. Use wide PCB traces to make the connection. ABSOLUTE MAXIMUM RATINGS (1) VIN .................................................-0.3V to +20V VSW………………………………………………….. - 0.3V (-5V < 10ns) to VIN + 0.7V (23V < 10ns) VBST ...................................................... VSW + 4V VEN ................................................................. VIN All other pins ...................................-0.3V to +4V Continuous power dissipation (TA = 25°C) (2) ............................................................... 3.816W Junction temperature ................................150°C Lead temperature .....................................260°C Storage temperature ................ -65°C to +125°C ESD Ratings Human body model (HBM) .......................... 2kV Charged device model (CDM).......................2kV Thermal Resistance EVM3650-QW-00A θJA θJC (5)…...32.75….10.217..° C/W Notes: 1) Exceeding these ratings may damage the device. 2) The maximum allowable power dissipation is a function of the maximum junction temperature, TJ (MAX), the junction-toambient thermal resistance, θJA, and the ambient temperature, TA. The maximum allowable continuous power dissipation on the EVM3650-QW-00A evaluation board at any ambient temperature is calculated by PD (MAX) = (TJ (MAX) - TA) / θJA. Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the device may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage. 3) The device is not guaranteed to function outside of its operating conditions. 4) The operation voltage after VOUT is regulated to a 0.6V or higher voltage. 5) Measured on EVM3650-QW-00A, 4-layer PCB. Recommended Operating Conditions (3) Supply voltage (VIN) ....................... 2.75V to 17V Output voltage (VOUT)………............................... 0.6V to VIN х DMAX or 12V maximum (4) Operating junction temp (TJ) .... -40°C to +125°C MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 4 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM ELECTRICAL CHARACTERISTICS VIN = 5V, TJ = -40°C to +125°C (6), typical values are tested at TJ = 25°C, unless otherwise noted. Parameter Symbol Condition Input voltage VIN Supply Current Shutdown current ISD VEN = 0V Quiescent current IQ VEN = 2V, VFB = 0.65V MOSFET Switch leakage ISW_LKG VEN = 0V, VSW = 7V Current Limit Valley current limit ILIMIT_VALLEY Short hiccup duty cycle (7) DHICCUP Switching Frequency and Minimum On/Off Timer Switching frequency fSW Minimum on time (7) tON_MIN Minimum off time (7) tOFF_MIN Reference and Soft Start (SS) TJ = 25°C Feedback (FB) voltage VFB TJ = -40°C to +125°C FB current IFB VFB = 700mV Soft-start current ISS Enable (EN) and Under-Voltage Lockout (UVLO) EN rising threshold VEN_RISING EN falling threshold VEN_FALLING EN pull-down resistor REN_PD VCC VCC UVLO rising threshold VCC_UVLO_RISING VCC UVLO threshold VCC_UVLO_HYS hysteresis VCC regulator voltage VCC VIN = 5V VCC load regulation REGVCC ICC = 5mA Power Good (PG) PG under-voltage (UV) VPG_UV_RISING rising threshold PG UV falling threshold VPG_UV_FALLING PG over-voltage (OV) rising VPG_OV_RISING threshold PG OV falling threshold VPG_OV_FALLING PG delay tDELAY_PG Both edges PG sink current capability VPG_SINK 4mA sink PG leakage current IPG_LEAK VPG = 5V Thermal Protection Thermal shutdown (7) TSD Thermal hysteresis (7) TSD_HYS Min 2.75 Typ Max 17 Units V 2 100 5 150 µA µA 5 µA 6 7 10 0.9 1.2 50 100 1.6 MHz ns ns 594 591 600 600 10 6 606 609 50 8 mV mV nA µA 1.19 0.96 1.23 1 1.2 1.27 1.04 V V MΩ 2.4 2.5 2.6 V 4 A % 200 mV 3.5 3 V % 0.85 0.9 0.95 VFB 0.75 0.8 0.85 VFB 1.15 1.2 1.25 VFB 1.05 1.1 50 1.15 VFB µs V μA 0.4 10 150 20 °C °C Notes: 6) Not tested in production. Guaranteed by over-temperature correlation. 7) Guaranteed by design and characterization testing. MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 5 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM TYPICAL PERFORMANCE CHARACTERISTICS VIN = 5V, VOUT = 1V, COUT = 4 x 22μF, fSW = 1200kHz, TA = 25°C, unless otherwise noted. Efficiency vs. Load Current Efficiency vs. Load Current VOUT = 1V VOUT = 1.8V 100 100 EFFICIENCY (%) EFFICIENCY (%) 90 80 70 VIN=5V VIN=12V VIN=17V 1 2 3 4 5 80 VIN=5V VIN=12V VIN=17V 70 60 0 90 0 6 1 2 3 4 5 6 LOAD CURRENT (A) LOAD CURRENT (A) Efficiency vs. Load Current Line Regulation VOUT = 3.3V VOUT = 1V 0.5 100 LINE REGULATION (%) EFFICIENCY (%) 0.4 90 80 VIN=5V VIN=12V VIN=17V 1 2 3 LOAD CURRENT (A) 4 0.2 0.1 0 -0.1 -0.2 -0.3 -0.5 3 5 9 11 13 15 17 VOUT = 3.3V 0.5 1 0.4 0.8 0.3 0.6 LINE REGULATION (%) LINE REGULATION (%) 7 Line Regulation VOUT = 1.8V 0.2 0.1 0 -0.1 -0.2 -0.3 Iout=0.01A Iout=3A -0.4 -0.5 5 5 INPUT VOLTAGE (V) Line Regulation 3 Iout=0.01A Iout=3A -0.4 70 0 0.3 7 9 11 13 INPUT VOLTAGE (V) 15 0.4 0.2 0 -0.2 -0.4 -0.6 Iout=0.01A Iout=2.5A -0.8 -1 17 3 5 7 9 11 13 15 17 INPUT VOLTAGE (V) MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 6 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN = 5V, VOUT = 1V, COUT = 4 x 22μF, fSW = 1200kHz, TA = 25°C, unless otherwise noted. Load Regulation Load Regulation VOUT = 1.8V 0.5 0.5 0.4 0.4 LOAD REGULATION (%) LOAD REGULATION (%) VOUT = 1V 0.3 0.2 0.1 0 -0.1 -0.2 VIN=5V VIN=12V VIN=17V -0.3 -0.4 0.2 0.1 0 -0.1 -0.2 VIN=5V VIN=12V VIN=17V -0.3 -0.4 -0.5 -0.5 0 1 2 3 4 LOAD CURRENT (A) 5 0 6 1 2 4 5 Load Regulation Temperature vs. Load Current VOUT = 3.3V VOUT = 1.8V 6 90 CASE TEMPERATURE (°C) 0.4 0.3 0.2 0.1 0 -0.1 -0.2 VIN=5V VIN=12V VIN=17V -0.3 -0.4 -0.5 80 70 60 50 40 Vin=5V Vin=12V Vin=17V 30 20 0 1 2 3 4 5 1 2 3 4 5 6 LOAD CURRENT (A) LOAD CURRENT (A) Temperature vs. Load Current Temperature vs. Load Current VOUT = 1V, TA = 15°C VOUT = 3.3V 80 90 80 CASE TEMPERATURE (°C) CASE TEMPERATURE (°C) 3 LOAD CURRENT (A) 0.5 LOAD REGULATION (%) 0.3 70 60 50 40 Vin=5V Vin=12V Vin=17V 30 70 60 50 40 Vin=5V Vin=12V Vin=17V 30 20 20 1 2 3 4 LOAD CURRENT (A) 5 6 1 2 3 4 5 6 LOAD CURRENT (A) MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 7 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN = 5V, VOUT = 1V, COUT = 4 x 22μF, fSW = 1200kHz, TA = 25°C, unless otherwise noted. Thermal Derating Thermal Derating VIN = 12V, with airflow 7 7 6 6 5 4 3 2 1 Vin=12V,Vout=1V Vin=12V,Vout=1.8V Vin=12V,Vout=3.3V LOAD CURRENT (A) LOAD CURRENT (A) VIN = 12V, without airflow 0 5 4 3 2 1 0 0 10 20 30 40 50 60 70 80 90 100110120 0 10 20 30 40 50 60 70 80 90 100110120 AMBIENT TEMPERATURE (°C) Thermal Derating Thermal Derating VIN = 5V, without airflow VIN = 5V, with airflow 7 7 6 6 5 4 3 1 Vin=5V,Vout=1V Vin=5V,Vout=1.8V Vin=5V,Vout=3.3V LOAD CURRENT (A) LOAD CURRENT (A) AMBIENT TEMPERATURE (°C) 2 Vin=12V,Vout=1V Vin=12V,Vout=1.8V Vin=12V,Vout=3.3V 5 4 3 2 1 Vin=5V,Vout=1V Vin=5V,Vout=1.8V Vin=5V,Vout=3.3V 0 0 0 10 20 30 40 50 60 70 80 90 100110120 AMBIENT TEMPERATURE (°C) 0 10 20 30 40 50 60 70 80 90 100110120 AMBIENT TEMPERATURE (°C) MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 8 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN = 5V, VOUT = 1V, COUT = 4 x 22μF, fSW = 1200kHz, TA = 25°C, unless otherwise noted. VOUT Ripple VOUT Ripple IOUT = 0A IOUT = 6A CH1: VOUT / AC 5mV/div. CH1: VOUT / AC 20mV/div. 20ms/div. 400ns/div. Load Transient Load Transient IOUT = 0A to 3A IOUT = 3A to 6A CH1: VOUT / AC 50mV/div. CH1: VOUT / AC 20mV/div. CH4: IOUT 5A/div. CH4: IOUT 2A/div. 100μs/div. 100μs/div. Start-Up through VIN Start-Up through VIN IOUT = 0A IOUT = 6A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VSW 5V/div. CH2: VSW 5V/div. CH3: VIN 5V/div. CH3: VIN 5V/div. CH4: IOUT 5A/div. CH4: IOUT 5A/div. 10ms/div. 10ms/div. MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 9 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN = 5V, VOUT = 1V, COUT = 4 x 22μF, fSW = 1200kHz, TA = 25°C, unless otherwise noted. Shutdown through VIN Shutdown through VIN IOUT = 0A IOUT = 6A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VSW 5V/div. CH2: VSW 5V/div. CH3: VIN 5V/div. CH3: VIN 5V/div. CH4: IOUT 5A/div. CH4: IOUT 5A/div. 10ms/div. 10ms/div. Start-Up through EN Start-Up through EN IOUT = 0A IOUT = 6A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VSW 5V/div. CH2: VSW 10V/div. CH3: VEN 2V/div. CH3: VEN 2V/div. CH4: IOUT 5A/div. CH4: IOUT 5A/div. 10ms/div. 10ms/div. Shutdown through EN Shutdown through EN IOUT = 0A IOUT = 6A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VSW 5V/div. CH2: VSW 10V/div. CH3: VEN 2V/div. CH3: VEN 2V/div. CH4: IOUT 5A/div. CH4: IOUT 5A/div. 10ms/div. 10ms/div. MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 10 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN = 5V, VOUT = 1V, COUT = 4 x 22μF, fSW = 1200kHz, TA = 25°C, unless otherwise noted. SCP Steady State CH1: VOUT 1V/div. SCP Entry and Recovery CH1: VOUT 1V/div. CH2: VSW 5V/div. CH3: VIN 5V/div. CH4: IOUT 2A/div. CH4: IOUT 10A/div. 20ms/div. 200ms/div. MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 11 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM FUNCTIONAL BLOCK DIAGRAM VIN Bias and Reference Voltage EN 1.2MΩ Bootstrap Regulator BST LDO VCC HS-FET Driver ISS EA SS Main Switch (NCH) EAO SW 22nF On Timer AGND Logic Control VCC 0.5μH VOUT FB+RAMP FB BUF LS-FET Driver Ramp PWM 90% of VREF Rising 80% of VREF Falling Current Modulator Synchronous Rectifier (NCH) Current-Sense Amplifier PG 110% of VREF Rising GND 120% of VREF Falling Figure 1: Functional Block Diagram MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 12 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM OPERATION The MPM3650 is a fully integrated, synchronous, rectified, step-down, switch-mode power module. Constant-on-time (COT) control provides fast transient response and easy loop stabilization. Figure 2 shows the MPM3650’s simplified ramp compensation block. VFB VREF On Timer BUF RAMP Logic Control L VOUT SW RESR COUT Ramp Generator (VEAO), the HS-FET turns on for a fixed interval, which is determined by a one-shot on-timer. Once the HS-FET turns off, the LS-FET turns on and remains on until the next period. Figure 3 shows CCM under heavy-load conditions tON is constant Whenever VFB+RAMP drops below VEAO, the HS-FET turns on FB+RAMP R1 R2 PWM Figure 2: Simplified Ramp Compensation Block Figure 3: CCM under Heavy-Load Conditions At the beginning of each cycle, the high-side MOSFET (HS-FET) turns on once the feedback (FB) voltage (VFB) drops below the reference voltage (VREF), and indicates there is an insufficient output voltage (VOUT). The on time (tON) is determined by both VOUT and the input voltage (VIN) to make the switching frequency (fSW) fairly constant across the entire VIN range. During CCM, fSW is fairly constant. This constant fSW during CCM is called pulse-width modulation (PWM) mode. After tON elapses, the HS-FET turns off. Once VFB drops below VREF, it turns on again. The converter regulates VOUT by repeating this operation. The integrated low-side MOSFET (LS-FET) turns on once the HS-FET turns off to minimize conduction loss. If both the HS-FET and LS-FET are on at the same time, a dead short occurs between input and PGND. This is called shoot-through. To avoid shoot-through, a dead-time (DT) is internally generated between the HS-FET off time (tOFF) and LS-FET tON, and vice versa. Internal compensation is applied during COT control to ensure stable operation even when ceramic capacitors are being used as the output capacitors. This internal compensation improves the jitter performance without affecting the line or load regulation. Continuous Conduction Mode (CCM) If the output current (IOUT) is high and the inductor current (IL) is always above 0A, the device operates in continuous conduction mode (CCM). If VFB+RAMP drops below the error amplifier output VCC Regulator The 3.5V internal regulator powers most of the internal circuitries. This regulator takes the VIN input and operates across the full VIN range. If VIN exceeds 3.5V, the regulator output is in full regulation. If VIN drops below 3.5V, the regulator output decreases following VIN. The device includes an internal, 1μF decoupling ceramic capacitor. Enable (EN) EN is a digital control pin that turns the converter on and off. Drive EN above 1.23V to turn the converter on; drive EN below 1V to turn it off. When floating EN, pull EN down to AGND via an internal 1.2MΩ resistor. EN can be connected directly to the VIN pin. It supports a VIN range up to 17V. Under-Voltage Lockout (UVLO) Protection Under-voltage lockout (UVLO) protection protects the chip from operating at an insufficient supply voltage. The UVLO comparator monitors VOUT of the internal regulator (VCC). The VCC UVLO rising threshold is about 2.5V, and its falling threshold is 2.3V. MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 13 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM Soft Start (SS) The MPM3650 employs soft start (SS) to ensure that the output ramps up smoothly during startup. If the EN pin goes high, an internal current source (6μA) charges the SS capacitor (CSS). As the device starts up, the SS voltage (VSS) takes over VREF to the PWM comparator. VOUT ramps up smoothly with VSS. Once VSS exceeds VREF, VSS continues to ramp up until VREF takes over. Then SS finishes, and the device enters steady state operation. The SS capacitance (CSS) can be calculated with Equation (1): CSS (nF)  0.83  t SS (ms)  ISS (μA) VREF (V) (1) It is recommended that CSS be an internal 22nF capacitor. If the output capacitor (COUT) has a large capacitance, it is not recommended to set the soft-start time (tSS) too short, or else the device could too easily reach the current limit during SS. Power Good (PG) Indicator The PG pin is the open drain of a MOSFET that connects to VCC or a voltage source via a resistor (e.g. 100kΩ). If VIN is applied and the PG pin is pulled to PGND before SS completes, then the MOSFET turns on. Once VFB reaches 90% of VREF, PG is pulled high after a 50μs delay. Once VFB drops below 80% of VREF, PG is pulled low. If UVLO or over-temperature protection (OTP) occurs, PG is pulled low. If an over-current (OC) condition occurs and VFB drops below 80% of VREF, PG is pulled low after a 0.05ms delay. If an over-voltage (OV) condition occurs and VFB exceeds 120% of VREF, PG is pulled low after a 0.05ms delay. If VFB drops below 110% of VREF, PG is pulled high after a 0.05ms delay. If the input supply fails to power the MPM3650, PG is clamped low, even if PG is tied to an external DC source via a pull-up resistor. Figure 4 shows the relationship between the PG voltage (VPG) and the pull-up current. 1.2 PG CLAMPED VOLTAGE (V) Once VIN exceeds the UVLO rising threshold, the MPM3650 starts up. If VIN drops below the UVLO falling threshold, the device shuts. UVLO is a non-latch protection. 1 0.8 0.6 0.4 0.2 0 0 1 2 3 4 5 PULL-UP CURRENT (mA) Figure 4: Clamped VPG vs. Pull-Up Current Over-Current Protection (OCP) and ShortCircuit Protection (SCP) The MPM3650 offers valley limit control. The LS-FET monitors the current flowing through itself. The HS-FET waits until the valley current limit is not triggered before turning on again. VOUT decreases until VFB drops below the undervoltage (UV) threshold (typically 50% below VREF). Once a UV fault occurs, the MPM3650 enters hiccup mode to periodically restart the part. During over-current protection (OCP), the device tries to recover from the OC fault using hiccup mode. The MPM3650 disables the output power stage, discharges CSS, and initiates a SS. If the OC condition remains after SS is complete, the device repeats this operation until the OC condition disappears, and the output rises back to its regulation level. OCP is a non-latch protection. Pre-Biased Start-Up The MPM3650 is designed for monotonic startup into pre-biased loads. If the output is prebiased to a certain voltage during start-up, and the bootstrap (BST) voltage (VBST) is refreshed and charged, then the VSS is also charged. If VBST exceeds its rising threshold and VSS exceeds the sensed VOUT at the FB pin, the part resumes normal operation. MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 14 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM Thermal Shutdown Thermal shutdown prevents the chip from operating at exceedingly high temperatures. If the silicon die temperature exceeds 150°C, the MPM3650 shuts down. Once the temperature drops below its lower threshold (typically 130°C), the chip starts up again. Start-Up and Shutdown Circuit If both VIN and the EN voltage (VEN) exceed their respective thresholds, the chip starts up. The reference block starts up first to generate a stable VREF and currents. Then the internal regulator starts up to provide a stable supply for the remaining circuits. Three events can shut down the chip: EN going low, VIN going low, and thermal shutdown. The shutdown procedure first blocks the signaling path to avoid any fault triggering, then the internal supply rail is pulled down to 0V. MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 15 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM APPLICATION INFORMATION COMPONENT SELECTION Setting the Output Voltage The external resistor divider sets VOUT. First, choose a value for R2. Too small of an R2 value leads to considerable quiescent current (IQ) loss, while too large an R2 value makes FB noise sensitive. It is recommended that R2 be between 2kΩ and 100kΩ. Typically, set the current flowing through R2 below 250μA to balance system stability and minimize load loss. Then R1 can be calculated with Equation (2): R1  VOUT  VREF  R2 VREF (2) Figure 5 shows the feedback circuit. VOUT MPM3650 RT R1 CF FB R2 The capacitor should have a ripple current rating greater than the converter’s maximum input ripple current. The input ripple current (ICIN) can be estimated with Equation (3): ICIN  IOUT  ICIN  Selecting the Input Capacitor (CIN) The step-down converter has a discontinuous input current (IIN), and requires a capacitor to supply the AC current to the converter while maintaining the DC VIN. Ceramic capacitors are recommended for the best performance, and should be placed as close to the VIN pin as possible. Capacitors with X5R and X7R ceramic dielectrics are recommended for their stability amid temperature fluctuations. IOUT 2 (4) For simplification, choose CIN to have an RMS current rating greater than half of the maximum load current (ILOAD). The input capacitance determines the converter’s input voltage ripple (∆VIN). If the system has an ∆VIN requirement, choose an input capacitor that meets the relevant specifications. ∆VIN ripple can be estimated with Equation (5): Figure 5: Feedback Network Table 1: Resistor Selection for Common Output Voltages VOUT (V) R1 (kΩ) R2 (kΩ) CF (pF) RT (Ω) 1 20 30 39 0 1.2 20 20 39 0 1.5 20 13 39 0 1.8 20 10 39 0 2.5 20 6.34 39 0 3.3 20 4.42 39 0 (3) The worst-case scenario occurs at VIN = 2 x VOUT, which can be calculated with Equation (4): VIN  Table 1 shows the recommended resistor values for common output voltages. VOUT V  (1  OUT ) VIN VIN IOUT V V  OUT  (1  OUT ) fSW  CIN VIN VIN (5) The worst-case scenario occurs at VIN = 2 x VOUT, which can be calculated with Equation (6): VIN  I 1  OUT 4 fSW  CIN (6) Selecting the Output Capacitor (COUT) The output capacitor (COUT) is required to maintain the DC VOUT. Ceramic or POSCAP capacitors are recommended. The output voltage ripple (∆VOUT) can be calculated with Equation (7): VOUT  VOUT V 1  (1  OUT )  (RESR  ) (7) fSW  L VIN 8  fSW  COUT With ceramic capacitors, the capacitance dominates the impedance at fSW, and causes most of ∆VOUT. For simplification, ∆VOUT can be calculated with Equation (8): VOUT  VOUT V  (1  OUT ) 8  fSW  L  COUT VIN 2 MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. (8) 16 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM With POSCAP capacitors, the ESR dominates the impedance at fSW. For simplification, ∆VOUT can be calculated with Equation (9): VOUT  VOUT V  (1  OUT )  RESR fSW  L VIN (9) In addition to accounting for the output ripple, a larger-value COUT provides better load transient response. However, if COUT is too large, VOUT is unable to reach the design value during the softstart time (tSS), and the device will fail to regulate. The maximum output capacitor value (CO_MAX) can be estimated with Equation (10): COUT _ MAX  (ILIM _ AVG  IOUT )  tSS / VOUT (10) Where ILIM_AVG is the average start-up current during the soft-start period. PCB Layout Guidelines (8) Efficient PCB layout is critical for stable operation. A 4-layer layout is recommended to improve thermal performance. For the best results, refer to Figure 6 and follow the guidelines below: capacitor, as close to the VIN and PGND pins as possible to minimize high-frequency noise. 4. Keep the paths between CIN and VIN as short and wide as possible. 5. Place the VCC capacitor as close to the VCC pin and AGND as possible. 6. Connect VIN, VOUT, and PGND to a large copper area to improve thermal performance and long-term reliability. 7. Connect the PGND area to the internal layers and the bottom layer with multiple vias. 8. Use an integrated PGND on the internal layer or bottom layer. 9. Connect the power planes to the internal layers with multiple vias. Top Layer VIN VOUT 2 2 2 1 1 Via Pads 1 GND GND 1. Keep the power loop as small as possible. 2. Connect a large ground plane directly to PGND. If the bottom layer is a ground plane, add multiple vias near PGND. Figure 6: Recommended PCB Layout Note: 8) The recommended layout is based on Figure 9 (see the Typical Application Circuits section on page 18). 3. Place the ceramic input capacitor, especially the small package size (0402) input bypass MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 17 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM C2 0.1μF R1 499kΩ 16 R2 NS 1, 2, 3, 4, 5, 24 6 R4 GND BST 15 C1 22μF x 2 VIN VIN = 2.75V to 17V 22 TYPICAL APPLICATION CIRCUITS 20, 21 100kΩ C5 (optional) 1μF 9, 10, 11, 12 VOUT = 1V EN C3 22μF x 4 C4 0.1μF PGND VCC MPM3650 SW GND 7, 8,13, 14, 23 R3 20kΩ PG FB SS 17 AGND 19 OUT R6 0Ω R5 30kΩ 18 AGND C9 39pF R7 0Ω AGND AGND AGND GND Figure 7: Typical Application Circuit (1V Output) C2 0.1μF R1 499kΩ BST 15 22 C1 22μF x 2 VIN VIN = 2.75V to 17V 16 OUT 6 20, 21 100kΩ C5 (optional) 1μF 0.1μF PGND VCC SW MPM3650 GND 7, 8, 13, 14, 23 PG R3 20kΩ FB SS AGND 19 17 C9 39pF R6 0Ω R5 10kΩ 18 AGND C4 C3 22μF x 4 1-5, 24 R4 VOUT = 1.8V EN R2 NS GND 9, 10, 11, 12 R7 0Ω AGND AGND AGND GND Figure 8: Typical Application Circuit (1.8V Output) MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 18 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM C2 0.1μF R1 499kΩ BST 15 C1 22μF x 2 VIN VIN = 2.75V to 17V 22 TYPICAL APPLICATION CIRCUITS (continued) 16 OUT 6 20, 21 19 VCC MPM3650 SW GND 7, 8, 13, 14, 23 PG R3 20kΩ FB SS 17 C9 39pF R6 0Ω R5 4.42kΩ 18 AGND 0.1μF PGND AGND 100kΩ C5 (optional) 1μF C4 C3 22μF x 4 1-5,24 R4 VOUT = 3.3V EN R2 NS GND 9, 10, 11, 12 R7 0Ω AGND AGND AGND GND Figure 9: Typical Application Circuits (3.3V Output) MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 19 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM PACKAGE OUTLINE DRAWING FOR 24L FCMQFN (4X6MM) MF-PO-D-0441 revision 0.0 PACKAGE INFORMATION QFN-24 (4mmx6mmx1.6mm) PIN 1 ID 0.25X45ºTYP PIN 1 ID MARKING PIN 1 ID INDEX AREA BOTTOM VIEW TOP VIEW SIDE VIEW 0.25X45º NOTE: 1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX. 3) JEDEC REFERENCE IS MO-220. 4) DRAWING IS NOT TO SCALE. RECOMMENDED LAND PATTERN MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 20 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM CARRIER INFORMATION Pin1 1 1 ABCD 1 1 ABCD ABCD ABCD Feed Direction Quantity/ Quantity/ Reel Carrier Carrier Reel Tube Diameter Tape Width Tape Pitch MPM3650GQW-Z QFN-24 (4mmx6mmx1.6mm) 2500 N/A 13in 12mm 8mm Part Number Package Description MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 21 MPM3650 – 6A, 17V, 6A, 1.2MHz, STEP-DOWN POWER MODULE WITH DCM REVISION HISTORY Revision # Revision Date Description Pages Updated 1.0 6/3/2020 Initial Release Updated the efficiency curve 1 Updated “–Z” to “-Z” in the Ordering Information and Carrier 2, 20 Information sections Updated the symbols in the Electrical Characteristics section 4 Updated the Temperature vs. IOUT curve titles to “Temperature 6 vs. Load Current” 1.1 9/17/2021 Updated the step numbers in the PCB Layout Guidelines section 16 Updated the VIN and PGND pin numbers 17–18 Updated page footer 21 Grammar and formatting updates; updated pagination; updated page headers; added technical abbreviations and shorthand All (e.g. VOUT, VREF, CSS, ∆VIN, fSW, etc.); updated the EN resistor’s pull-down resistance Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications. MPM3650 Rev. 1.1 MonolithicPower.com 9/17/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. 22
MPM3650GQW-P 价格&库存

很抱歉,暂时无法提供与“MPM3650GQW-P”相匹配的价格&库存,您可以联系我们找货

免费人工找货