0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
MPM3695GRF-25-0022

MPM3695GRF-25-0022

  • 厂商:

    MPS(美国芯源)

  • 封装:

    PowerBQFN59

  • 描述:

    MPM3695GRF-25-0022

  • 数据手册
  • 价格&库存
MPM3695GRF-25-0022 数据手册
MPM3695-25 16V, 20A, Scalable DC/DC Power Module with PMBus DESCRIPTION FEATURES The MPM3695-25 is a scalable, fully integrated power module with a PMBus interface. The MPM3695-25 offers a complete power solution that achieves up to 25A of peak output current with excellent load and line regulation over a wide input voltage range. It operates with high efficiency over a wide load range and can be paralleled to deliver a higher load current.  The MPM3695-25 adopts MPS’s proprietary, multi-phase constant-on-time (MCOT) control, which provides ultra-fast transient response and simple loop compensation. The PMBus interface provides module configurations and monitoring of key parameters. The MPM3695-25 features full protection features, including over-current protection (OCP), over-voltage protection (OVP), undervoltage protection (UVP), and over-temperature protection (OTP). It requires a minimal number of readily available external components and is available in a QFN-59 (10mmx12mmx4mm) package.           Wide Input Voltage Range from 3V - 3V-16V Input Voltage with External VCC - 4V-16V Input Voltage with Internal VCC 0.5V to 5.5V Output Voltage Range 20A Continuous Output Current, Peak 25A Auto Interleaving for Multi-Phase Operation Auto Compensation with Adaptive MCOT for Ultra-Fast Transient Response 1% Reference Voltage Over 0°C to +70°C Junction Temperature Range True Remote Sense of Output Voltage PMBus 1.3 Compliant Telemetry Read-Back Including VIN, VOUT, IOUT, Temperature, and Faults Programmable via PMBus o Current Limit o Selection of Pulse-Skip Mode or Continuous Conduction Mode (CCM) o Soft-Start Time o Switching Frequency o Fault Limits Available in a QFN-59 (10mmx12mmx4mm) Package APPLICATIONS     Telecom and Networking Systems Industrial Equipment Servers and Computing FPGAs/ASIC AI and Data Mining All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. “MPS” and “The Future of Analog IC Technology” are registered trademarks of Monolithic Power Systems, Inc. MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 1 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS TYPICAL APPLICATION RTAKE VIN TAKE BST OUT CIN R1 CFF CTRL COUT PG VOSNS+ VCC VOSNS- VCC> ADDR ALT SCL IREF SDA ISUM SET R2 PASS RADDR PGND AGND Single Phase Operation Dual Phase Operation MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 2 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS ORDERING INFORMATION Part Number MPM3695GRF-25-xxxx* Package QFN-59 (10mmx12mmx4mm) Top Marking \ \ EVKT-MPM3695-25-A See Below * -xxxx is the configuration code identifier for the register settings stored in the MTP memory. Each “x” can be a hexadecimal value between 0 and F. The part number with default register setting is MPM3695GRF-25-0022. Please contact MPS to create a unique configuration identifier for customized design. TOP MARKING MPS: MPS prefix YY: Year code WW: Week code MP3695: Part number LLLLLLLLL: Lot number 25: Suffix of part number M: Module EVALUATION KIT EVKT-MPM3695-25-A EVKT-MPM3695-25-A Kit Contents: (Items can be ordered separately). # Part Number Item 1 2 EVM3695-25-RF-02A MPM3695GRF-25-0022 3 EVKT-USBI2C-02* MPM3695-25 Single Phase Evaluation Board 1pcs MPM3695-25 Module Includes One USB to I2C Dongle, One USB Cable, and One Ribbon Cable Quantity 1 1 1 Order Directly from MonolithicPower.com or MPS distributors MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 3 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS PACKAGE REFERENCE TOP VIEW QFN-59 (10mmx12mmx4mm) MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 4 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS PIN FUNCTIONS PIN # 2,6 3 Name AGND IREF 4 VOSNS- 5 VOSNS+ 7 VCC 8 9-15, 58 31-35 18-28, 36, 37, 50, 51, 59 38 39 40 41 BST SW VOUT PGND VCC> VDRV SCL SDA 42 ALT 43 CTRL 44 PG 47 PASS 48 TAKE 49 SET 52, 53 VIN 55 ADDR 56 ISUM 1, 16, 17, 29, 30, 45, 46, 54, 57 NC Description Analog ground. Reference point of the control circuit. Current reference output. Keep this pin floating. Output voltage sense negative return. Connect directly to the GND sense point of the load. Short to GND if remote sense is not used. Output voltage sense positive return. Connect this pin to the positive sense point of the output voltage to provide feedback voltage to the system. Output of the internal 3.3V LDO. The driver and control circuits are powered by this voltage. Must be connected to Pin 38. Bootstrap. Keep this pin floating. Switch node. Keep them floating. Module output voltage node. Connect with wide PCB copper plane. Power ground. This pin is the reference point of the regulated output voltage. Connect with PCB copper planes as wide as possible. Input of driver circuit. Must be connected to Pin 7. Decoupling pin for 3.3V driver power supply. PMBus serial clock. PMBus serial data. PMBus alert. Open drain output, active low. A pull-up resistor must be connected to a 3.3V rail. Converter control. CTRL is a digital input that turns the regulator on or off. Drive CTRL high to turn the regulator on, drive it low to turn it off. Do not float this pin. Multi-purpose power good output. This pin can be configured as an output pin for single-phase operation or an input and output pin for multi-phase configuration. A pull-up resistor connected to a DC voltage is required to indicate high if the output voltage is higher than 90% of the nominal voltage. Refer to the application section for detailed configuration. Passes RUN signal to the next phase. Refer to the applications section for connection details. Receives RUN signal from the previous phase. Refer to the typical applications section for connection details. PWM signal. The set signal turns on the HSFET when a RUN signal appears. For multi-phase operation, tie the SET pins of all the phases together. Supply voltage. This pin provides power to the module. Decoupling capacitors are required to be connected between VIN and GND. Connect VIN with a wide copper plane. PMBus slave address setting pin. Connect a resistor between this pin to AGND to set the address of this device. Reference current output. For single-phase operation, keep this pin floating; for multi-phase operation, connect ISUM pins of all phases together. No Internal Connection. MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 5 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS ABSOLUTE MAXIMUM RATINGS (1) Supply voltage (VIN) ...................................... 18V VSW (DC) ................................... -0.3V to VIN + 0.3V VSW (25ns) (2) ..................................... -3V to 25V VSW (25ns) .......................................... -5V to 25V VOUT ............................................................ 5.5V VBST........................................................ VSW + 4V VCC ............................................................... 4.5V CTRL current (ICTRL) ................................. 2.5mA All other pins .................................. -0.3V to 4.3V Continuous power dissipation (TA = +25°C) (3) ........................................................................ 5W Junction temperature ................................ 170°C Lead temperature...................................... 260°C Storage temperature .................-65°C to +170°C Thermal Resistance (5) θJA θJB QFN-59 (10x12x4mm) ........... 17 ...... 3.4 ... °C/W NOTES: 1) Exceeding these ratings may damage the device. 2) Measured by using differential oscilloscope probe. 3) The maximum allowable power dissipation is a function of the maximum junction temperature TJ (MAX), the junction-toambient thermal resistance θJA, and the ambient temperature TA. The maximum allowable continuous power dissipation at any ambient temperature is calculated by PD (MAX) = (TJ (MAX)-TA)/θJA. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage. 4) The device is not guaranteed to function outside of its operating conditions. 5) Measured on EVM3695-25-RF-02A Demo Board 6-LAYERS PCB. Recommended Operating Conditions (4) Supply voltage (VIN) ............................ 4V to 16V Output voltage (VOUT) ...................... 0.5V to 5.5V External VCC bias .......................... 3.12V to 3.6V CTRL current (ICTRL) ..................................... 1mA Operating junction temp. (TJ). ...-40°C to +125°C MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 6 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS ELECTRICAL CHARACTERISTICS VIN = 12V, TJ = -40°C to 125°C, unless otherwise noted. Parameters VIN Supply Current Supply current (shutdown) Input Voltage Input voltage range Symbol Condition IIN VCTRL = 0V VIN No external VCC With 3.3V External VCC Output Voltage Output voltage range(6) Load regulation(6) VOUT_RANGE VOUT_DC_Load Line regulation(6) VOUT_DC_Line Min Typ Max Units 2.5 4 mA 16 16 V 5.5 ±0.5 V %VOUT ±0.5 %VOUT 27 A 5 A 32 A -13 A 4 3 0.5 IOUT from 0A to 25A VIN from 4V to 16V, IOUT = 20A Current Limit Valley current limit ILIM Default setting Min valley current limit programmable value(6) Max current limit programmable value(6) Low-side negative current ILIM_NEG_OVP limit in OVP CTRL CTRL ON threshold CTRLON CTRL OFF threshold CTRLOFF Frequency and Timer Switching frequency fSW Default Value (6) Minimum on time TON_MIN Fs = 1000kHz, Vo = 0.6V (6) Minimum off time TOFF_MIN VFB = 580mV Output Over-Voltage and Under-Voltage Protection Default setting (D4h[1:0] = OVP threshold VOVP 00) Default setting (D9h[3:2] = UVP threshold VUVP 10) Max programmable OVP VOVP_max D4h[1:0] = 11 threshold Min programmable OVP VOVP_min D4h[1:0] = 00 threshold Max programmable UVP D9h[3:2] = 11 VUVP_max threshold Min programmable UVP D9h[3:2] = 00 VUVP_min threshold 2.04 1.66 2.2 600 50 220 V V kHz ns ns 111% 115% 119% VREF 75% 79% 83% VREF 126% 130% 134% VREF 111% 115% 119% VREF 80% 84% 88% VREF 65% 69% 73% VREF MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 7 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS ELECTRICAL CHARACTERISTICS (continued) VIN = 12V, TJ = -40°C to 125°C, unless otherwise noted. Parameters OSM threshold rising OSM threshold falling Symbol VOSM_RISE VOSM_FALL Condition Min Typ 104% 102% Max Units VREF VREF 1.28 V bits LSB kHz 672 606 609 mV mV mV ADC(6) Voltage range ADC resolution DNL Sample rate DAC (Feedback Voltage) Range Feedback accuracy Feedback accuracy 0 10 1 3 VFB VFB Resolution(6) Feedback voltage with margin high (6) TJ = +25°C TJ = -40°C to 125°C 500 594 591 Per LSB VFB_MG_HIGH Feedback voltage with margin VFB_MG_LOW low (6) Soft Start and Turn On/Off Delay Soft-start time tSS Turn-on delay(6) Turn-off delay 600 600 600 2 mV 672 mV 500 mV 2 ms tON_DELAY Default setting 0 ms tOFF_DELAY Default setting 0 ms VFB = VREF 50 Error Amplifier Feedback Current IFB Soft Shutdown Soft shutdown discharge FET RON_DISCH Under-Voltage Lockout (UVLO) VCC under-voltage lockout VCCVth threshold rising VCC under-voltage lockout VCCHYS threshold hysteresis Min input programmable turnVIN_ON_MIN on voltage Max input programmable VIN_ON_MAX turn-on voltage Min input programmable turnVIN_OFF_MIN off voltage Max input programmable VIN_OFF_MAX turn-off voltage 100 60 Default setting Default setting VCC= 3.3V VCC= 3.3V 2.6 2.75 nA Ω 2.9 V 200 mV 3 V 15 V 2.75 V 14.75 V MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 8 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS ELECTRICAL CHARACTERISTICS (continued) VIN = 12V, TJ = -40°C to 125°C, unless otherwise noted. Parameters Power Good Symbol Power good high threshold PGVth_Hi Power good low threshold PGVth_Lo Power good low to high delay Power good sink current capability Power good leakage current PGTd VPG IPG_LEAK VOL_100 Power good low-level output voltage VOL_10 Thermal Protection (TP) TP fault rising threshold (6) TP fault falling threshold (6) TP warning rising threshold (6) TP warning falling threshold (6) Min TP warning temp (6) Max TP warning temp (6) Monitoring Parameters Output voltage monitor accuracy Output voltage bit resolution Output current monitor accuracy(6) Output current bit resolution(6) Input voltage monitor accuracy Input voltage bit resolution(7) TSD_Rise TSD_Fall TWARN_Rise TWARN_Fall TSD_WARN_MIN TSD_WARN_MAX Condition Min FB from low to high, default setting (D9h[1:0] = 01) FB from high to low, default setting (D9h[3:2] = 10) Default setting (D1h[5:2] = 0000) Typ VREF 79% VREF 2.0 ms 0.3 VPG = 3V VIN = 0V, pull PGOOD up to 3.3V through a 100kΩ resistor, TJ = 25°C VIN = 0V, pull PGOOD up to 3.3V through a 10kΩ resistor, TJ = 25°C 1.5 600 MIOUT_ACC Vo = 1.2V, fs = 600kHz, Io = 20A µA 720 700 820 145 125 130 110 35 160 -2% 0.6 °C °C °C °C °C °C 2% 1.5 MIN_ACC V mV Default setting Default setting Default setting Default setting Vo=0.6V Units 92.5% IPG = 10mA MVOUT_ACC Max V mV -10% 20 10% A -2% 62.5 12 25 2% mA V mV MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 9 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS ELECTRICAL CHARACTERISTICS (continued) VIN = 12V, TJ = -40°C to 125°C, unless otherwise noted. Parameters Symbol Condition PMBus DC Characteristics (SDA, SCL, ALERT) (6) Input high voltage VIH Input low voltage VIL Output low voltage VOL IOL = 1mA Input leakage current ILEAK SDA, SCL, ALERT = 3.3V Transient voltage including Maximum voltage (SDA, SCL, VMAX ringing ALERT, CTRL) Pin capacitance on SDA,SCL CPIN PMBus Timing Characteristics(7) Min operating frequency Max operating frequency Between stop and start Bus free time condition Holding time Repeated start condition set-up time Stop condition set-up time Data hold time Data set-up time Clock low time out Clock low period Clock high period Clock/data fall time Clock/data rise time Min Typ Max Units 2.1 0.4 10 V V V µA 3.6 V 10 pF 0.8 -10 -0.3 3.3 10 1000 kHz kHz 4.7 µs 4.0 µs 4.7 µs 4.0 300 250 25 4.7 4.0 µs ns ns ms µs µs ns ns 35 50 300 1000 NOTE: 6) Guaranteed by design. 7) Guaranteed by design, not tested in production. The parameter is tested during parameters characterization. MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 10 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS TYPICAL PERFORMANCE CHARACTERISTICS VIN=12V, VOUT=1.8V, FSW=600kHz, TA=+25°C, unless otherwise noted. Power Loss vs. Load Current 100 95 90 85 80 75 70 65 60 55 50 6 Vin=4V,Vo=0.5V,Fsw=600K Vin=12V,Vo=0.5V,Fsw=600K Vin=16V,Vo=0.5V,Fsw=600K 0 5 10 15 LOAD CURRENT(A) 20 Vin=16V,Vo=0.5V,Fsw=600K 3 2 1 0 25 0 5 10 15 LOAD CURRENT (A) 20 25 Power Loss vs. Load Current 7 Vin=4V,Vo=1V,Fsw=600K Vin=12V,Vo=1V,Fsw=600K Vin=16V,Vo=1V,Fsw=600K 6 POWER LOSS (W) EFFICIENCY(%) 100 95 90 85 80 75 70 65 60 55 50 Vin=12V,Vo=0.5V,Fsw=600K 4 Efficiency vs. Load Current Vin=4V,Vo=1V,Fsw=600K Vin=12V,Vo=1V,Fsw=600K 5 4 3 2 1 Vin=16V,Vo=1V,Fsw=600K 0 0 5 10 15 LOAD CURRENT(A) 20 0 25 7 95 6 POWER LOSS (W) 100 90 85 80 Vin=4V,Vo=1.8V,Fsw=600K Vin=12V,Vo=1.8V,Fsw=600K 75 5 10 15 20 LOAD CURRENT(A) 25 Power Loss vs. Load Current Efficiency vs. Load Current EFFICIENCY (%) Vin=4V,Vo=0.5V,Fsw=600K 5 POWER LOSS (W) EFFICIENCY(%) Efficiency vs. Load Current Vin=4V,Vo=1.8V,Fsw=600K Vin=12V,Vo=1.8V,Fsw=600K 5 Vin=16V,Vo=1.8V,Fsw=600K 4 3 2 1 Vin=16V,Vo=1.8V,Fsw=600K 0 70 0 5 10 15 LOAD CURRENT (A) 20 25 0 5 10 15 20 25 LOAD CURRENT (A) MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 11 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS TYPICAL PERFORMANCE CHARACTERISTICS (Continued) VIN=12V, VOUT=1.8V, FSW=600kHz, TA=+25°C, unless otherwise noted. Power Loss vs. Load Current 100 95 90 85 80 75 70 65 60 55 50 9 POWER LOSS (W) EFFICIENCY(%) Efficiency vs. Load Current Vin=12V,Vo=3.3V,Fsw=600K Vin=16V,Vo=3.3V,Fsw=600K 0 5 10 15 20 LOAD CURRENT(A) 8 Vin=12V,Vo=3.3V,Fsw=600K 7 Vin=16V,Vo=3.3V,Fsw=600K 6 5 4 3 2 1 0 25 0 5 10 15 20 LOAD CURRENT (A) REGULATION(%) REGULATION (%) Vin=12V,Vo=0.5V,Fsw=600K Vin=12V,Vo=1V,Fsw=600K Vin=12V,Vo=1.8V,Fsw=600K Vin=12V,Vo=3.3V,Fsw=600K Vin=12V,Vo=5.5V,Fsw=600K 0 0.5 0.4 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5 25 25 Full Load,Vo=0.5V,Fsw=600K Full Load,Vo=1V,Fsw=600K Full Load,Vo=1.8V,Fsw=600K Full Load,Vo=3.3V,Fsw=600K Full Load,Vo=5.5V,Fsw=600K 4 Thermal De-rating vs. Ambient Temp@200LFM Air Flow 6 8 10 12 INPUT VOLTAGE (V) 14 16 Current Sharing 30 30 IO_U1/IO_U2 CURRENT (A) LOAD CURRENT (A) 10 15 20 LOAD CURRENT(A) Regulation vs. Input Voltage Regulation vs. Load Current 0.5 0.4 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5 5 25 20 15 Vo=5.5V Vo=3.3V Vo=1.8V Vo=1V Vo=0.5V 10 5 25 20 15 10 Io_U1 Io_U2 5 0 0 -40 -20 0 20 40 60 80 AMBIENT TEMPERATURE(° C) 100 -10 10 30 50 LOAD CURRENT (A) MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 12 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS TYPICAL PERFORMANCE CHARACTERISTICS (Continued) Single Phase, VIN=12V, VOUT=1.8V, FSW=600kHz, TA=+25°C, unless otherwise noted. VIN Start-Up VIN Start-Up 0A 25A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VIN 5V/div. CH2: VIN 5V/div. CH3: VSW 5V/div. CH3: VSW 5V/div. CH4: IOUT 2A/div. CH4: IOUT 20A/div. 2ms/div. 2ms/div. VIN Shutdown VIN Shutdown 0A 25A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VIN 5V/div. CH2: VIN 5V/div. CH3: VSW 5V/div. CH4: IOUT 20A/div. CH3: VSW 5V/div. CH4: IOUT 5A/div. 40ms/div. 200μs/div. EN Start-Up EN Start-Up 0A 25A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VEN 2V/div. CH2: VEN 2V/div. CH3: VSW 5V/div. CH4: IOUT 20A/div. CH3: VSW 5V/div. CH4: IOUT 20A/div. 1ms/div. 1ms/div. MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 13 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS TYPICAL PERFORMANCE CHARACTERISTICS (Continued) Single Phase, VIN=12V, VOUT=1.8V, FSW=600kHz, TA=+25°C, unless otherwise noted. EN Shutdown EN Shutdown IOUT=0A IOUT=25A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VEN 2V/div. CH2: VEN 2V/div. CH3: VSW 5V/div. CH4: IOUT 20A/div. CH3: VSW 5V/div. CH4: IOUT 20A/div. 40ms/div. 400μs/div. SCP Entry SCP Entry IOUT=0A IOUT=0A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VIN 10V/div. CH2: VIN 10V/div. CH3: VSW 5V/div. CH4: IOUT 20A/div. CH3: VSW 5V/div. CH4: IOUT 20A/div. 10ms/div. 10ms/div. SCP Entry SCP Recovery IOUT=25A IOUT=25A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VIN 10V/div. CH2: VIN 10V/div. CH3: VSW 5V/div. CH3: VSW 5V/div. CH4: IOUT 20A/div. CH4: IOUT 20A/div. 10ms/div. 10ms/div. MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 14 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS TYPICAL PERFORMANCE CHARACTERISTICS (Continued) Single Phase, VIN=12V, VOUT=1.8V, FSW=600kHz, TA=+25°C, unless otherwise noted. SCP State Steady Ripple IOUT=0A CH1: VOUT 1V/div. CH1: VOUT/AC 20mV/div. CH2: VIN 10V/div. CH3: VSW 5V/div. CH4: IOUT 20A/div. CH4: IOUT 10A/div. 4ms/div. 2μs/div. Ripple Load Transient IOUT=25A 6.25-12.5A, 2.5A/μs CH1: VOUT/AC 20mV/div. CH1: VOUT/AC 20mV/div. CH4: IOUT 10A/div. CH4: IOUT 5A/div. 2μs/div. 100μs/div. Thermal 12V to 1.8V/20A TYPICAL PERFORMANCE CHARACTERISTICS (Continued) 2 Phase, VIN=12V, VOUT=1.8V, FSW=600kHz, TA=+25°C, unless otherwise noted. MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 15 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE VIN Shutdown, VIN Start Up, Io=50A Io=50A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VSW1 5V/div. CH2: VSW1 5V/div. CH2: VSW2 5V/div. CH2: VSW2 5V/div. CH2: IOUT 50A/div. CH2: IOUT 50A/div. 1ms/div. 400μs/div. EN Start Up, EN Start Up, Io=0A Io=50A CH1: VOUT 1V/div. CH2: VEN 2V/div. CH1: VOUT 1V/div. CH2: VEN 2V/div. R1: VSW1 5V/div. R1: VSW1 5V/div. CH2: VSW2 5V/div. CH2: IOUT 25A/div. CH2: VSW2 5V/div. CH2: IOUT 25A/div. 1ms/div. 1ms/div. EN Shutdown, EN Shutdown, Io=0A Io=50A CH1: VOUT 1V/div. CH2: VEN 2V/div. CH1: VOUT 1V/div. CH2: VEN 2V/div. R1: VSW1 5V/div. R1: VSW1 5V/div. CH2: VSW2 5V/div. CH2: IOUT 25A/div. CH2: VSW2 5V/div. CH2: IOUT 25A/div. 200ms/div. TYPICAL PERFORMANCE CHARACTERISTICS 80μs/div. (Continued) 2 Phase, VIN=12V, VOUT=1.8V, FSW=600kHz, TA=+25°C, unless otherwise noted. MPM3695-25 Rev. 1.0 9/9/2019 www.MonolithicPower.com MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 16 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE SCP Entry SCP Recovery IOUT=0A IOUT=0A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VIN 10V/div. CH3: VSW2 5V/div. REF: VSW1 5V/div. CH4: IOUT 50A/div. CH2: VIN 10V/div. CH3: VSW2 5V/div. REF: VSW1 5V/div. CH4: IOUT 50A/div. 10ms/div. 10ms/div. SCP Recovery SCP Entry IOUT=50A IOUT=50A CH1: VOUT 1V/div. CH1: VOUT 1V/div. CH2: VIN 10V/div. REF: VSW1 5V/div. CH3: VSW2 5V/div. CH4: IOUT 50A/div. CH2: VIN 10V/div. REF: VSW1 5V/div. CH3: VSW2 5V/div. CH4: IOUT 50A/div. 10ms/div. 10ms/div. SCP State Steady CH1: VOUT 1V/div. CH2: VIN 10V/div. REF: VSW1 5V/div. CH3: VSW2 5V/div. CH4: IOUT 50A/div. 10ms/div. MPM3695-25 Rev. 1.0 9/9/2019 www.MonolithicPower.com MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 17 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS TYPICAL PERFORMANCE CHARACTERISTICS (Continued) 2 Phase, VIN=12V, VOUT=1.8V, FSW=600kHz, TA=+25°C, unless otherwise noted. VOUT Ripple@VIN=12V, IO=0A VOUT Ripple@VIN=12V, IO=50A CH1: VOUT/AC 5mV/div. CH1: VOUT/AC 5mV/div. CH4: IOUT 25A/div. CH4: IOUT 25A/div. 800ns/div. 800ns/div. Load Transient @ 25%-50%,2.5A/us VIN = 12V, VOUT = 1.8V, Io=40A, TA = 25ºC CH1: VOUT/AC 50mV/div. CH4: IOUT 10A/div. 80μs/div. MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 18 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS BLOCK DIAGRAM MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 19 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS VFB+RAMP VCOMP COMP-OUT SET RUN1 PWM1 PASS1/TAKE2 RUN2 PWM2 PASS2/TAKE3 RUN3 PWM3 PASS3/TAKE4 RUN4 PWM4 PASS4/TAKE1 t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 Figure 1: Multi-Phase Operation Timing Diagram (Steady State) VFB+RAMP VCOMP COMP_OUT SET RUN1 PWM1 PASS1/TAKE2 RUN2 PWM2 PASS2/TAKE3 RUN3 PWM3 PASS3/TAKE4 RUN4 PWM4 PASS4/TAKE1 t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 Figure 2: Multi-Phase Operation Timing Diagram (Transient) MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 20 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS OPERATION The MPM3695-25 is a fully integrated power solution with up to 25A output current in a 10x12x4mm QFN package. For applications that require more than 25A, the MPM3695-25 can be connected in parallel to provide a higher output current. The MPM3695-25 employs constant-on-time (COT) control to provide fast transient response. The internal ramp compensation guarantees stable operation for applications using zero-ESR ceramic output capacitors. Multi-Phase Operation In a multi-phase configuration, one master phase and up to five slave phases are connected in parallel. The output current is shared equally among all phases. The typical application circuit illustrates four MPM3695-25s in a multi-phase configuration. The TAKE pin of the master phase is required to be pulled up to a voltage source through a resistor. The MPM3695-25 detects its master/slave configuration by monitoring the state of the TAKE pin during start-up. The PASS and TAKE pins of all phases are connected in a cascaded manner (See Typical Application circuit). The PASS pin of the last slave-phase is connected back to the TAKE pin of the master phase. MCOT Operation-Master Phase A master phase performs the functions:         following Accepts both write and read commands through PMBus from a host Generates the SET signal Manages the start-up, shut-off, and all the protections Monitors fault alerts from the slave phases through the PG pin Generates the first ON pulse Generates the ON pulse when receiving RUN and SET signals Dynamically adjusts its on-time to ensure equal current sharing MCOT Operation-Slave Phases The master phase performs the following functions:       Accepts write commands through PMBus from a host Receives the SET signal from a master Sends an OV/UV/OT fault alert to a master phase through the PG pin Starts the ON pulse when receiving RUN and SET signals Dynamically adjusts its on-time to ensure equal current sharing with its own phase based on the per-phase and total current Generates the PASS signal Figure 1 illustrates MCOT operation. At t0, a SET pulse is generated by the master phase when (VFB+RAMP) drops below the reference level (VCOMP). All the phases receive this SET signal, but only the phase (the MASTER) that has an active RUN signal will take action, so the MASTER turns on the High-Side-FET (HSFET). Meanwhile, it generates a fixed widthpulse on the PASS pin, and passes it to the TAKE pin of SLAVE1. At t1, the falling edge of the TAKE pin of SLAVE1 activates the RUN signal. This enables the SLAVE1 to wait for the SET signal to turn on its HS-FET. At t2, the ON time of the PWM signal of the MASTER phase expires and the HS-FET is turned off. The ON time of the PWM signal is fixed for any given input voltage, output voltage and switching frequency. The ON time of each phase is fine-tuned based on the per phase and the total current to ensure equal current sharing among phases. At t3, the (VFB+RAMP) drops below the reference level (VCOMP) in the MASTER phase again, only SLAVE1 has an active RUN signal, so it turns on its HS-FET. All other phases ignore this SET signal. Meanwhile, the SLAVE1 generates a pulse with fixed width on the PASS pin, and passes it to the TAKE pin of SLAVE2. Generates the PASS signal MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 21 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS The MPM3695-25 keeps above operation and each phase turns on its HS-FET one by one for a fixed ON time. The operation is similar to a relay race and the RUN signal is like the baton. The relay is carried on through the PASS/TAKE loop. Only the phase that has the baton (RUN signal) will turn on the HS-FET when the SET signal is ready. The MPM3695-25 benefits from MCOT control to achieve extremely fast load transient response. The SET signal is generated more frequently during a load transient compared to steady state (See Figure 2). Consequently, energy is delivered to the load at a higher rate, which minimizes the output deviation during a load transient event. With the MPM3695-25, the SET pulses are generated with a minimum 50ns interval, i.e., the next phase can be turned on as fast as 50ns after the turn-on of the previous phase. RAMP Compensation The MPM3695-25 guarantees stable operation with zero-ESR ceramic output capacitors by using internal RAMP compensation. A triangular RAMP signal is generated internally and is superimposed on the FB signal. The triangular RAMP signal starts to rise once RAMP+FB drops below the REF signal, and a SET pulse is generated. The rise time of the RAMP signal is fixed. The amplitude of the RAMP compensation is selectable through the PMBus command of D0h[3:1] to support wide operation configurations. There is a trade-off between the stability and load transient response. A larger RAMP signal provides higher stability but a slower load transient response and vice versa. Consequently, it is necessary to optimize the RAMP compensation selection based on the design criteria for each application. MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 22 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS APPLICATION INFORMATION Vo,min  Operation Mode Selection The MPM3695-25 provides both forced CCM and pulse skip operations in a light-load condition. Four switching frequencies are available for the MPM3695-25. The selection of operation mode in a light-load condition and the switching frequency is done through the PMBus. Output Voltage Setting A feedback resistor divider is required to set the proper feedback gain. The values of the feedback resistors are determined using equation 1: R 2 (k  )  0.6  R1(k  ) VO  0.6 (1) where Vo is the output voltage. The output voltage feedback gain is determined with equation 2: GFB  R2 R1  R 2 (2) To optimize the load transient response, a feedforward capacitor (CFF) is required to be placed in parallel with R1. Table 1 lists the values of the feedback resistors and the feedforward capacitor for common output voltages. Table 1: Common Output Voltages Vo 0.9 1.2 1.8 3.3 5 R1(kΩ) 0.5 1 2 4.53 7.32 R2(kΩ) 1 1 1 1 1 CFF(nF) 33 33 33 4.7 4.7 The MPM3695-25 offers output voltage programmability through PMBus. In addition, the output voltage can be adjusted within a certain range through PMBus by adjusting the internal reference voltage of the PMW controller (VREF). The reference voltage, which has a default value of 0.6V, can be adjusted between 0.5V to 0.672V. For a given feedback resistor network, the upper and lower limits of the output voltage are determined with equation 3a and equation 3b: Vo,max  0.672 GFB 0.5 GFB (3b) Two steps need to be followed to program the output voltage through PMBus: 1. Write GFB value determined by Equation 2 to register VOUT_SCALE_LOOP (29h) 2. Write the output voltage command to register VOUT_COMMAND (21h) VREF is updated automatically based on the output voltage command and GFB Output voltage monitoring through PMBus is enabled by setting the register VOUT_SCALE_LOOP (29h) with a value that matches the GFB calculated with Equation 2. For applications where a PMBus interface is not required, VREF=0.6V is used by default, and the MPM3695-25 operates in analog mode. The feedback resistors should be determined based on Equation 1. Soft Start The soft start (SS) time can be programmed through PMBus. The default SS time is 2ms. Pre-Bias Start-Up The MPM3695-25 is designed for monotonic startup into pre-biased loads. If the output voltage is pre-biased to a certain voltage during startup, both the high-side and low-side switches are disabled until the internal reference voltage exceeds the sensed output voltage at the FB pin. Output Voltage Discharge The output voltage discharge mode will be enabled if the MPM3695-25 is disabled through the CTRL pin. In such a case, both the highside and low-side switches are latched off. A discharge FET connected between SW and GND is turned on to discharge the output capacitor. A typical on-resistance of the discharge FET is 60Ω. Once the FB voltage drops below 10% of the reference output voltage, the discharge FET is turned off. This feature can be enabled or disabled through the MFR_CTRL_VOUT (D1h) command. (3a) MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 23 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS Current Sense and Over-Current Protection (OCP) The MPM3695-25 features on-die current sense and a programmable positive current limit threshold. The MPM3695-25 provides both inductor valley current limits (set by register D7h). Inductor (D7h) Valley Over-Current Protection During the LS-FET ON state, the inductor current is sensed and monitored cycle-by-cycle. The HS-FET will only be allowed to turn ON if over-current is not detected during the LS-FET ON-state. If there are 31 consecutive cycles of an OC condition detected, OCP is triggered. During an over-current condition or output short-circuit condition, if the output voltage drops below the under-voltage protection (UVP) threshold, the MPM3695-25 enters OCP immediately. Once OCP is triggered, it either enters HICCUP mode or latch-off mode, depending on the register. It should be noted that a power-recycle of the Vcc or CTRL is required to re-enable the MPM3695-25 once it latches-off. The inductor valley over-current limit can be programmed through register D7h, which sets the per-phase inductor valley current limit for both single and multi-phase operation. Negative Inductor Current limit When the LS-FET detects a negative current lower than the limit set through register D5h[2], the part will turn off its LS-FET for a period of time to limit the negative current. The period is set through register D5h[3]. Under -Voltage Protection (UVP) The MPM3695-25 monitors the output voltage through the FB pin to detect an under-voltage condition. If the FB voltage drops below the UVP threshold (set through register VOUT_UV_FAULT_LIMIT), the UVP is triggered. After UVP is triggered, the MPM3695-25 enters either HICCUP or latch-off mode, depending on the PMBus selection. Please note that a power-recycle of the Vcc or CTRL is required to re-enable the MPM3695-25 once it latches off. Over-Voltage Protection (OVP) The MPM3695-25 monitors the output voltage using the FB pin connected to the tap of a resistor divider to detect an over-voltage condition. Please refer to the register VOUT_OV_FAULT_RESPONSE section for additional information on OVP. Output Sinking Mode (OSM) The MPM3695-25 enters the OSM when the output voltage is more than 5% higher than the reference and below the OVP threshold. Once the OSM is triggered, the MPM3695-25 runs in forced CCM. The MPM3695-25 exits OSM mode when the HS-FET turns back on. Over-Temperature Protection (OTP) The MPM3695-25 monitors the junction temperature. If the junction temperature exceeds the threshold value (set by register OT_FAULT_LIMIT), the converter enters either HICCUP or latch-off mode depending on the PMBus selection. Please note that a powerrecycle of the Vcc or CTRL is required to reenable the MPM3695-25 once it latches off. Power Good (PG) The MPM3695-25 has an open-drain powergood (PG) output. The PG pin can be configured as an output only or input and output pin by bit [0] of register MRF_CTRL_COMP (D0h). For single-phase configuration, the PG pin should be configured as output only. For multi-phase operation, the PG pin should be configured as an input and output pin to detect faults from the slave phases. The PG pin must be pulled high, to VCC or a voltage source, with less than 3.6V through a pull-up resistor (typically 100kΩ). PG is pulled low initially once input voltage is applied to the MPM3695-25. After the FB voltage reaches the threshold set by register POWER_GOOD_ON, the PG pin is pulled high after a delay set by the register MFR_CTRL_VOUT. PG is latched low if any fault occurs, and the relevant protection feature is triggered (e.g., UV, OV, OT, UVLO, etc.). After the PG is latched low, it cannot be pulled high again unless a new soft-start is initialized. MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 24 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS If the input supply fails to power the MPM369525, the PG is latched low. The relationship between the PG voltage and the pull-up current is shown in Figure 3. Estimate the input voltage ripple using equation 6: VIN  V IOUT V  OUT  (1  OUT ) VIN FSW  CIN VIN (6) The worst-case condition occurs at VIN = 2VOUT, where:  VIN  IOUT 1  4 FSW  C IN (7) Output Capacitor The output capacitor maintains the DC output voltage. Use ceramic capacitors or POSCAPs. Estimate the output voltage ripple using equation 8: Figure 3: Power-Good Current vs. Power-Good Voltage Input Capacitor The input current to a buck converter is discontinuous, and therefore, requires a capacitor to supply the AC current to the stepdown module while maintaining the DC input voltage. Use ceramic capacitors for the best performance. During layout, place the input capacitors as close to the IN pin as possible. The capacitance can vary significantly with temperature. Use capacitors with X5R and X7R ceramic dielectrics, because they are fairly stable over a wide temperature range. The capacitors must also have a ripple current rating that exceeds the converter’s maximum input ripple current. Estimate the input ripple current using equation 4: ICIN VOUT V  IOUT   (1  OUT ) VIN VIN (4) VOUT  VOUT V 1 )  (1  OUT )  (RESR  FSW  L VIN 8  FSW  COUT (8) Where the module internal inductor is 0.36µH. When using ceramic capacitors, the capacitance dominates the impedance at the switching frequency. The capacitance also dominates the output voltage ripple. For simplification, estimate the output voltage ripple using equation 9: VOUT  VOUT 2 8  FSW  L  COUT  (1  VOUT ) VIN (9) The ESR dominates the switching-frequency impedance for POSCAPs, so the output voltage ripple is determined by the ESR value. For simplification, the output ripple can be approximated using equation 10: VOUT  VOUT V  (1  OUT )  R ESR FSW  L VIN (10) The worst-case condition occurs at VIN = 2VOUT, where: I (5) ICIN  OUT 2 For simplification, choose an input capacitor with an RMS current rating that exceeds half the maximum load current. The input capacitance value determines the converter input voltage ripple. Select a capacitor value that meets any input voltage ripple requirements. MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 25 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS PCB Layout Guidelines PCB layout plays an important role to achieve stable operation. For optimal performance, follow the guidelines below: 1. Place the input ceramic capacitors as close to the VIN and PGND pins as possible on the same layer of the MPM3695-25. Maximize the VIN and PGND copper plane to minimize the parasitic impedance. 2. Place VIN vias at least 1cm from the part to minimize noise coupling from input pulsating current. 3. Connect AGND to a solid ground plane through a single point. 4. Place sufficient output GND vias close to the GND pins to minimize both parasitic impedance and thermal resistance. 5. Keep the ISUM trace as short as possible. The ISUM trace should be away from the VIN copper in a multi-phase configuration. Vias should be avoided whenever possible. 6. The keep-out area must be kept clean. Signal traces should avoid the area directly beneath the SW pad unless a PGND layer is used to provide shielding. Figure 4. Example Layout - Top Layer MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 26 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS TYPICAL APPLICATIONS Figure 5: Typical Circuit VIN=12V, VOUT=1.8V at 20A Output R3 10k 48 52,53 Vin C1D C1C 22uF 6.3V 22uF 6.3V 43 CTRL 44 PG 7 ALT# SCL SDA C2 1uF 6.3V 38 39 42 40 41 CFF(nF) 33 33 33 4.7 4.7 8 TAKE VIN C1A 1uF 6.3V R4 10k R2(kΩ) 1 1 1 1 1 R1(kΩ) 0.5 1 2 4.53 7.32 Vo 0.9 1.2 1.8 3.3 5 BST OUT MPM3695-25 SW CTRL PG VOSNS+ VCC VOSNS- VCC> Vout 31-35 9-15, 58 5 R1 0.5k R2 1k 4 C3 10nF COUTA COUTB 100uF 6.3V 100uF 6.3V COUTC 220uF 6.3V VDRV ADDR ALT 55 IREF 3 ISUM 56 RADDR SCL SDA SET 49 PASS 47 PGND AGND 18-28, 36, 37, 50, 51, 59 2,6 Figure 6: Typical Circuit VCC= VIN =3.3V, VOUT =0.9V at 20A Output MPM3695-25 Rev. 1.01 www.MonolithicPower.com 9/9/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. 27 MPM3695-25 – 16V, 20A, SCALABLE, DC/DC POWER MODULE WITH PMBUS Figure 7: Multi Phase Typical Circuit VIN =12V, VOUT =1.8V at 40A Output NOTE: 8) When VIN
MPM3695GRF-25-0022 价格&库存

很抱歉,暂时无法提供与“MPM3695GRF-25-0022”相匹配的价格&库存,您可以联系我们找货

免费人工找货