NJW1503A

NJW1503A PLL Synthesizer with 3-Wire Bus for TV Tuner DESCRIPTION The NJW1503A is a PLL frequency synthesizer especially designed for TV and VCR tuning systems and consists of PLL circuit and a prescaler which operates up to 1.0GHz, built into one chip. The NJW1503A is controlled through a 3-wire bus. FEATURES • Operating Voltage 5V • Low Operating Current : 15mA typ. @Vcc=5V • Prescaler accepts frequencies up to 1GHz on chip • 3-wire bus controlled • Reference divider ratio automatic setting (512 or 1024) • 34V max. tuning voltage output • Package Outline: SSOP16 PACKAGE OUTLINE NJW1503AV BLOCK DIAGRAM VCC1 5V GND BS0-BS3 VCC3 BAND SW 4bit 4bit Latch 3Wire Bus Receiver CS DAT CLK HF IN PreAMP CP VCC2 1/8 Programmable Divider 15bit 15bit Latch 8bit Latch OSCOUT Phase OUT AMP Phase Comp 1/1024 1/512 (1/640) Ref Divider X’tal OSC XTAL AMPOUT -1- NJW1503A ABSOLUTE MAXIMUM RATINGS Parameter Symbol Supply Voltage (Vcc1,3) Vcc1,Vcc3 Supply Voltage (Vcc2) Vcc2 Input Voltage(except 3-wire bus) Vi Output Voltage Vo (except 3-wire bus) 3-Wire bus Input Voltage Vseri Power Dissipation Operating Temperature Range Storage Temperature Range PD Topr Tstg (TA=25°C) Ratings Unit -0.3 to +6.5 V -0.3 to +34 V -0.3 to Vcc+0.3 V -0.3 to Vcc+0.3 -0.3 to 6.5 300 -20 to +75 -40 to +125 V V mW °C °C (TA=25°C) Max. Unit 5.5 V 34 V 4.05 MHz 1000 MHz uS uS uS uS uS 100 KHz RECOMMENDED OPERATING CONDITION Parameter Condition Symbol Operating Voltage Vcc1,Vcc3 V+1,V+3 Operating Voltage Vcc2 V+2 X’tal Operating Range fxtal HF Input Frequency Input= -20dBm fhf Data Set-up Time tSET Clock Width Time tCLK Refer to 3-Wire bus Timing Chart Data Hold Time tHOLD CS Set-up Time tCSSET CS Hold Time tCSHLD Maximum Clock Refer to 3-Wire bus Timing Chart tCLKMAX Frequency FCLKMAX=1/TCLKMAX Min. 4.5 0 3.15 80 2 2 2 10 2 - Typ. 5 32 4 - DAT CLK T SET T CLK T HOLD T CLKMAX CS T CSSET TCSHOLD 3-Wire bus Timing Chart VIHmin(0.7 Vcc1) and VIHmax(0.3 Vcc1) -2- NJW1503A ELECTRICAL CHARACTERISTICS Parameter Condition Operating Current 1 fHF=100MHz Operating Current 2 AMPOUT: Low Level AMP Input Current Phase OUT :High Imp (2.5V) ANP OUT : Low Level AMP Output Current AMP OUT Input=5V AMP Gain f=1KHz Phase Comparator Current Source Current Phase Comparator Current Sink Current Band Switch “L” Output Current BS0=BS1=BS2=0.3V “H” Output Current BS0=BS1=BS2=4.7V “L” Output Current BS=0.3V “H” Output Current BS3=4.7V 3-Wire bus “H” Input Current CLK, DAT, CS Terminal “L” Input Current CLK, DAT, CS Terminal “H” Input Voltage Range CLK, DAT, CS Terminal “L” Input Voltage Range CLK, DAT, CS Terminal (Vcc1,3=5V,Vcc2=32V,TA=25°C) Symbol Min. Typ. Max. Unit ICC 6 15 23 mA ICC2 1.6 mA IIN (-50) 0.1 (50) nA IOUT AV Isourse Isink IOBS0-2L IOBS0-2H IOBS3L IOBS3H IINH IINL VIH VIL 40 190 -400 -5.0 11.0 -6.0 0.7 -5 -5 4.0 0 50 280 -280 -0.5 15.0 -1.0 3.5 0 0 -2.5 60 400 -190 0.0 -0.4 5 5 5.0 1.0 mA dB uA uA mA mA mA mA uA uA V V -3- NJW1503A TEST CIRCUIT VS3 5V 2mV 1kHz VS2 2.5V CS DAT CLK 34V 270 18p 100 4MHz 100 100 316k 16 XTAL 15 CS 14 DAT 13 CLK 12 OSC OUT 11 VCC2 10 AMP OUT 9 CP BS0 VCC1 GND VCC3 BS3 BS2 1 1n 2 3 4 5 6 BS1 HF 7 8 50 SG -20dBm 5V COUNTER VS1 4.7V or 0.3V -4- NJW1503A Serial Bus Data Format (3-Wire bus) 1. Bus protocol for18bit B3 B2 B1 B0 N13 N12 N11 N10 N9 N8 N7 N6 N5 N4 N3 N2 N1 N0 Reference divider : fxtal 1/512 2. Bus protocol for19bit B3 B2 B1 B0 N14 N13 N12 N11 N10 N9 N8 N7 N6 N5 N4 N3 N2 N1 N0 Reference divider : fxtal 1/1024 3. Bus protocol for Test (27bit) B3 B2 B1 B0 N14 N13 ...N1 N0 T7 T6 T5 T4 T3 T2 T1 T0 B0 to B3 : Control of Band Switch N14=MSB N0=LSB Division ratio : N=2 ×N14+2 × N13+······+21×N1+N0 256 14 13 N0 to N14 : Control of Programmable Divider Maximum division ratio 32767 Minimum division ratio T0 to T7 : Control bit of test Bit T0: Charge Pump Current T0 Charge Pump Current 0 280uA 1 60uA Bit T1 and T2: Output function of Phase Comparator T2 T1 Phase Comparator 0 0 Normal Operation 0 1 Source 1 High Impedance 1 0 Sink 1 Bit T4: Band Switch Test T4 Band Switch 0 Normal Operation 1 Test Bit T5 and T6: Reference Divider T6 T5 Reference Divider 0 0 1/512 0 1 1/1024 * 1/640 1 * : don’t care; 0 or 1 Conditions Normal, Default Test Conditions Normal, Default Test Test Test Conditions Normal, Default Test Condition Normal, Default The 18bit and 19bit is automatic selector of the reference divider. T3: unassigned, undefined (Note) Default : Power on reset -5- NJW1503A TERMINAL CHARACTERISTICS Typ.DC No. Symbol Voltage (V) Equivalent Circuit Function 1 HF 3.2 1 High Frequency Signal Input 2 3 GND VCC1 0 5 3 GND Power Supply 2 4 4 VCC3 5 2 Band Switch Power Supply 5 BS3 0 5 Band Switch 6 7 8 BS2 BS1 BS0 0 6,7,8 Band Switch 9 CP - 9 Charge Pump Output -6- NJW1503A No. 10 Symbol AMPOUT Typ.DC Voltage (V) 11 Equivalent Circuit Function Amplifier Output Amplifier Power Supply 10 11 VCC2 32 12 OSCOUT 4.1 12 Reference Oscillator Output 13 CLK - 13 Clock Input (3-Wire bus) 14 DAT - 14 Data Input (3-Wire bus) 15 CS - 15 Enable Input (3-Wire bus) 16 XTAL 3.3 16 Crystal Input -7- NJW1503A TYPICAL CHARACTERISTICS VCC1 Supply Current Curve 40.0 35.0 -10.0 [mA] [dBm] 30.0 25.0 Supply Current 20.0 15.0 10.0 -40.0 5.0 0.0 0.0 1.0 2.0 3.0 4.0 5.0 [V] 6.0 7.0 8.0 VCC1 Supply Voltage -50.0 0 200 0.0 HF Input Sensitivity Curve -20.0 Input Level -30.0 400 600 Input Frequency 800 1000 [MHz] 1200 1400 BS0-BS2 Output Current Curve 50.0 VCC1=VCC3=5.0V BS3 Output Current Curve 25.0 VCC1=VCC3=5.0V 40.0 [mA] [mA] 20.0 Output Current 30.0 20.0 Output Current 15.0 10.0 10.0 5.0 0.0 3.0 3.5 4.0 Output Voltage [V] 4.5 5.0 0.0 3.0 3.5 4.0 Output Voltage [V] 4.5 5.0 -8- MEMO [CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.