SM5320A

SM5320A 5-channel Video Buffer with Built-in wideband LPF OVERVIEW The SM5320A is a 5-channel video buffer with built-in 5th-order lowpass filters. The HD block lowpass filter cutoff frequency range can adjust from 4.10MHz to 42.7MHz*1 by 256 steps. The lowpass filter supports 480i to 1080i format, video signal equipment analog input/outputs. For video input systems, the device functions as a next-stage ADC system anti-aliasing filter. For video output systems, the filter reduces video DAC aliasing and external noise and can drive up to 300Ω terminating resistance. The cutoff frequency and signal input type can be controlled using an I2C-BUS*2, and the I2C slave address can be set by ADS (3-state input) to allow up to three SM5320A on the same bus. The output gain can be varied in the range of 0dB ± 2.1dB (max step: 0.15dB) for each Y/C block and HD block individually using the I2C-BUS. *1. When the resistor connected to ISET (RISET) is 1.8kΩ. *2. I2C-BUS is a registered trademark of NXP B.V. FEATURES I PINOUT (Top view) CIN YIN VCC4 VDD SDA SCL GND6 VCC5 NC ISET GND1 IN3 IN2 IN1 I I I I I I I I I I I Supply voltages • Analog: 4.75 to 5.25V • Digital: 3.0 to 5.5V Lowpass filter with adjustable cutoff frequency (256 steps) (CH-1 to CH-3) • Cutoff frequency range: 4.10MHz to 42.7MHz (RISET = 1.8kΩ) Filter bypass mode function for display specifications up to SXGA resolution (CH-1 to CH-3) • Passband: 80MHz (typ) Half fc mode switch function suitable for component signals (CH-2, CH-3) Video input pins can be independently set to synctip clamp/bias inputs (CH-1 to CH-3) Filter passband (± 1.5dB): 6MHz (CH-Y/C) Up to 300Ω terminating resistance drive capability Output gain: 0dB ± 2.1dB (max step: 0.15dB) Power-down function • ≤ 500µA current consumption when power-down I2C-BUS interface control • Slave address: 48h, 49h, or 4Ah (up to three devices can be used simultaneously, selected by ADS input) • Data transfer rate: Fast mode (up to 400kbit/s) Operating ambient temperature range: 0 to 70°C Package: 28-pin VSOP 1 28 GND5 COUT VCC3 YOUT GND4 VCC2 OUT3 GND3 OUT2 VCC1 OUT1 GND2 REF 14 15 ADS PACKAGE DIMENSIONS (Unit: mm) + 0.15 − 0.1 0.05 5.6 ± 0.2 I I I 0.675TYP 9.8 ± 0.2 0 to 10 ° 0.10 ± 0.05 Device SM5320AV Package 28-pin VSOP 1.15 ± 0.1 ORDERING INFORMATION 0.65 + 0.1 0.22 - 0.05 0.10 0.12 M SEIKO NPC CORPORATION —1 0.5 ± 0.2 I HDTVs LCD TVs PDPs Projectors 7.6 ± 0.2 APPLICATIONS SM5320A BLOCK DIAGRAM VDD GND1 ADS ISET SDA I2 C Control SCL VREF Current Source REF VCC1 YIN Clamp 5th order LPF (6MHz) Gain Control −2.1dB to + 2.1dB VREF YOUT GND2 VCC2 CIN Bias 5th order LPF (6MHz) Gain Control −2.1dB to + 2.1dB COUT GND3 CH-Y/C Bypass IN1 VCC3 CH-1 Clamp/ Bias 5th order LPF filter Gain Control −2.1dB to + 2.1dB OUT1 GND4 Bypass IN2 VCC4 CH-2 Clamp/ Bias 5th order LPF filter Gain Control −2.1dB to + 2.1dB OUT2 GND5 Bypass IN3 VCC5 Clamp/ Bias CH-3 5th order LPF filter Gain Control −2.1dB to + 2.1dB OUT3 GND6 Note. The recommended value of the external resistor (RISET) connected to ISET is 1.8kΩ. SEIKO NPC CORPORATION —2 SM5320A PIN DESCRIPTION Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 *1. I: input, O: output *2. A: analog, D: digital Name CIN YIN VCC4 VDD SDA SCL GND6 VCC5 NC ISET GND1 IN3 IN2 IN1 ADS REF GND2 OUT1 VCC1 OUT2 GND3 OUT3 VCC2 GND4 YOUT VCC3 COUT GND5 I/O*1 I I – – I/O I – – – – – I I I I O – O – O – O – – O – O – A/D*2 A A A D D D A A – A A A A A D A A A A A A A A A A A A A Video signal input (C) Video signal input (Y) Analog supply 4 Digital supply I2C data signal input/output I2C clock signal input Ground 6 Analog supply 5 No connection Internal current-setting resistor (RISET) connection (standard 1.8kΩ) Ground 1 Video signal input (CH-3) Video signal input (CH-2) Video signal input (CH-1) I2C slave address select (3-state input) Internal reference voltage Ground (Y/C block) Video signal output (CH-1) Analog supply 1 Video signal output (CH-2) Ground 3 Video signal output (CH-3) Analog supply 2 Ground 4 Video signal output (Y) Analog supply 3 Video signal output (C) Ground 5 Description SEIKO NPC CORPORATION —3 SM5320A PIN EQUIVALENT CIRCUITS Number Name I/O*1 Equivalent circuit VCC 14 13 12 IN1 IN2 IN3 I INn GND VCC 25 27 18 20 22 YOUT COUT OUT1 OUT2 OUT3 O YOUT COUT OUTn GND VCC 16 REF O REF GND 2 YIN I YIN 130Ω SEIKO NPC CORPORATION —4 SM5320A Number Name I/O*1 Equivalent circuit 20kΩ 1 CIN I CIN 130Ω 200Ω 5 SDA I/O SDA 250Ω GND 6 SCL I SCL 180Ω GND VCC 15 ADS I 250Ω ADS GND *1. I: input, O: output Note. Resistance values in the equivalent circuits indicate design values. SEIKO NPC CORPORATION —5 SM5320A SPECIFICATIONS Absolute Maximum Ratings VSS = GND1 = GND2 = GND3 = GND4 = GND5 = GND = 0V, VCC1 = VCC2 = VCC3 = VCC4 = VCC5 = VDD = VCC Parameter Supply voltage Input voltage Storage temperature range Power dissipation*1 Junction temperature*1 Symbol VCC VIN TSTG PD TJ Condition VCC1, VCC2, VCC3, VCC4, VCC5, VDD ADS, SDA, SCL, INn (n = 1, 2, 3) Rating − 0.3 to 7.0 GND – 0.3 to VCC + 0.3 − 55 to + 125 1.2 125 Unit V V °C W °C *1. Ta = 80°C, when mounted on NPC’s regulation substrate (112 × 80 × 1.6mm double layer glass-epoxy substrate with 180% wiring factor) Recommended Operating Conditions Parameter Supply voltage 1 Supply voltage difference Supply voltage 2 Operating ambient temperature Symbol VCC ∆VCC VDD Ta Condition VCC1, VCC2, VCC3, VCC4, VCC5 Difference between VCC1 to VCC5 pin each VDD Rating 4.75 to 5.25 ± 0.1 3.0 to 5.5 0 to 70 Unit V V V °C Note. VCC1 to VCC5 should be applied simultaneously. Electrical Characteristics DC Characteristics VCC = 5.0V, VDD = 3.0 to 5.5V, Ta = 25°C, fin = 100kHz, VIN = 1.0Vp-p, RISET = 1.8kΩ, GS1 = 04h, GS2 = 04h, RL = 300Ω, CH-1 set to clamp input, CH-2 and CH-3 set to bias input, FCDATA = 227, unless otherwise noted. Rating Parameter Current consumption 1*1 Current consumption 2*1 Current consumption 3*1 HIGH-level input voltage LOW-level Input voltage ADS HIGH-level input voltage ADS LOW-level input voltage ADS open-circuit input voltage LOW-level input leakage current HIGH-level input leakage current SDA output voltage Symbol ICC1 ICC2 ICC3 VIH1 VIL1 VIH2 VIL2 VOPEN ILL ILH VOL Condition min Filter mode, FCDATA = 255 Filter bypass mode Power-down mode SDA, SCL SDA, SCL ADS ADS ADS SDA, SCL, VIN = 0V SDA, SCL, VIN = VDD SDA = LOW output, Sink current = 3mA − − − 0.7 VDD − 0.8 VCC − VCC/2 − 0.2 − − 0 typ 110 75 – − − − − − − − − max 150 100 500 − 0.3 VDD − 0.2 VCC VCC/2 + 0.2 1.0 1.0 0.4 mA mA µA V V V V V µA µA V Unit Test level I I I I I I I I I I I *1. Total of current consumption of VCC1, VCC2, VCC3, VCC4, VCC5 and VDD, when no input signals. SEIKO NPC CORPORATION —6 SM5320A AC Characteristics (I2C-BUS) VCC = 5.0V, VDD = 3.0 to 5.5V, Ta = 25°C, unless otherwise noted. Rating Parameter SCL clock frequency SCL hold time (start condition) SCL clock LOW-level pulsewidth SCL clock HIGH-level pulsewidth SCL setup time (start condition) SDA data hold time SDA data setup time SDA, SCL rise time SDA, SCL fall time SCL setup time (stop condition) SDA, SCL input capacitance Symbol fSCL tHD;STA tLOW tHIGH tSU;STA tHD;DAT tSU;DAT tr tf tSU;STO Ci Condition min 0 0.6 1.3 0.6 0.6 0 100 − − 0.6 − typ − − − − − − − − − − − max 400 − − − − 0.9 − 300 300 − 10 kHz µs µs µs µs µs ns ns ns µs pF Unit Test level II II II II II II II II II II II SDA tf tLOW tr tr tSU;DAT tf tHD;STA SCL tHD;STA tHD;DAT tHIGH tSU;STA tSU;STO S Sr Note. S, Sr: start condition, P: stop condition P SEIKO NPC CORPORATION —7 SM5320A Analog Characteristics Analog input characteristics VCC = 5.0V, VDD = 3.0 to 5.5V, Ta = 25°C, fin = 100kHz, VIN = 1.0Vp-p, RISET = 1.8kΩ, GS1 = 04h, GS2 = 04h, RL = 300Ω, CH-1 set to clamp input, CH-2 and CH-3 set to bias input, FCDATA = 227, unless otherwise noted. Rating Parameter Symbol Condition min Clamp voltage 1 Clamp voltage 2 Bias voltage 1 Bias voltage 2 Input resistance Input voltage (CH-1, CH-2, CH-3)*1 Input voltage (Y)*1 Input voltage (C)*1 Crosstalk between channels VCLMP1 VCLMP2 VBIAS1 VBIAS2 RBIAS VAI1 VAI2 VAI3 XTLK Clamp input, no signal input, IN1, IN2, IN3 No signal input, YIN Bias input, no signal input, IN1, IN2, IN3 No signal input, CIN Bias input, IN1, IN2, IN3, CIN THD < 1.0%, IN1, IN2, IN3 THD < 1.5%, YIN THD < 1.5%, CIN fin = 1MHz, between each channel 1.80 1.45 2.25 2.10 − − − − – typ 2.00 1.65 2.45 2.30 20 − − − 70 max 2.20 1.85 2.65 2.50 − 1.4 1.4 1.0 – V V V V kΩ Vp-p Vp-p Vp-p dB Unit Test level I I I I II I I I II *1. This item represents values of maximum input signal amplitude in which the output distortion rate shown in the condition column is filled. When the signal amplitude that exceeds this specification value is input, the output distortion rate is deteriorated. When using this device, the input signal level should be set not to exceed the standard value of the signal amplitude. Filter and filter bypass mode frequency characteristics (CH-1, CH-2, CH-3) VCC = 5.0V, VDD = 3.0 to 5.5V, Ta = 25°C, fin = 100kHz, VIN = 1.0Vp-p, RISET = 1.8kΩ, GS1 = 04h, RL = 300Ω, CH-1 set to clamp input, CH-2 and CH-3 set to bias input, FCDATA = 227, unless otherwise noted. Rating Parameter Symbol FC1 Cutoff frequency FC2 FC3 FC4 Half fc mode cutoff frequency ratio 4fc attenuation Filter bypass mode passband*1 Rhalf1 Rhalf2 GSB FBP FCDATA = 0 FCDATA = 10 FCDATA = 227 FCDATA = 255 Half fc mode, FCDATA = 10 Half fc mode, FCDATA = 227 fin ≥ 4fc, attenuation from fin = 100kHz Filter bypass mode, VIN = 0.7Vp-p Condition min − 4.99 31.0 − 44 46 − 74.25 typ 4.10 5.68 35.3 42.7 49 51 50 80 max − 6.37 39.6 − 54 56 − − MHz MHz MHz MHz % % dB MHz Unit Test level II I I II I I II II *1. The passband that the attenuation from fin = 100kHz is ≤ 1dB. AVB (FBP) – AVB (100kHz) ≥ –1dB SEIKO NPC CORPORATION —8 SM5320A Frequency characteristics (CH-Y/C) VCC = 5.0V, VDD = 3.0 to 5.5V, Ta = 25°C, fin = 100kHz, VIN = 1.0Vp-p, RISET = 1.8kΩ, GS2 = 04h, RL = 300Ω, unless otherwise noted. Rating Parameter Passband attenuation Stopband attenuation Group delay deviation Symbol FPB FSB ∆TGD Condition Min fin = 6MHz/100kHz fin= 27MHz/100kHz 100kHz to 5MHz – 1.5 30 − Typ 0 40 10 Max 1.5 − − dB dB ns Unit Test level I II II Output characteristics (CH-1, CH-2, CH-3) VCC = 5.0V, VDD = 3.0 to 5.5V, Ta = 25°C, fin = 100kHz, VIN = 1.0Vp-p, RISET = 1.8kΩ, GS1 = 04h, RL = 300Ω, CH-1 set to clamp input, CH-2 and CH-3 set to bias input, FCDATA = 227, unless otherwise noted. Rating Parameter Filter mode output gain 1 Filter mode output gain 2 Filter mode output gain 3 Filter mode gain step width Filter bypass mode output gain 1 Filter bypass mode output gain 2 Filter bypass mode output gain 3 Filter bypass mode gain step width Filter bypass mode gain error Channel to channel gain error Maximum output voltage Output distortion Drive load resistance I2C response time Symbol AVF1 AVF2 AVF3 AVFstep AVB1 AVB2 AVB3 AVBstep dAVBP dAVCH Vout1 THD1 RL TIC THD < 1.0% VIN = 1.4Vp-p 1 load = 300Ω Response time from ACK bit output when changing settings using I2C-BUS Gain error between filter mode and bypass mode GS1 = 04h GS1 = 20h GS1 = 1Fh GS1 = 04h GS1 = 20h GS1 = 1Fh Condition min − 0.5 − 2.6 1.6 – − 0.5 − 2.6 1.6 – − − – − − − typ 0 – 2.1 2.1 – 0 – 2.1 2.1 – ± 0.2 − 1.4 0.2 − − max 0.5 – 1.6 2.6 0.15 0.5 – 1.6 2.6 0.15 − ± 0.2 – 1.0 1 1 dB dB dB dB dB dB dB dB dB dB Vp-p % load µs Unit Test level I I I I I I I I I I I I I II SEIKO NPC CORPORATION —9 SM5320A Output characteristics (CH-Y/C) VCC = 5.0V, VDD = 3.0 to 5.5V, Ta = 25°C, fin = 100kHz, VIN = 1.0Vp-p, RISET = 1.8kΩ, GS2 = 04h, RL = 300Ω, unless otherwise noted. Rating Parameter Output gain 1 Output gain 2 Output gain 3 Output gain step width Y to C gain error Maximum output voltage (Y) Maximum output voltage (C) Output distortion (Y) Output distortion (C) Drive load resistance Symbol AV1 AV2 AV3 AVstep dAVYC Vout2 Vout3 THD2 THD3 RL YOUT, THD < 1.5% COUT, THD < 1.5% YOUT, VIN = 1.4Vp-p COUT, VIN = 1.0Vp-p 1 load = 300Ω GS2 = 04h GS2 = 20h GS2 = 1Fh Condition min − 0.5 − 2.6 1.6 – − – – − − − typ 0 – 2.1 2.1 – − 1.4 1.0 0.2 0.2 − max 0.5 – 1.6 2.6 0.15 ± 0.2 – – 1.5 1.5 1 dB dB dB dB dB Vp-p Vp-p % % load Unit Test level I I I I I I I I I I Reference voltage characteristics VCC = 5.0V, VDD = 3.0 to 5.5V, Ta = 25°C, unless otherwise noted. Rating Parameter REF output voltage Symbol VR REF Condition min − typ 2.65 max − V Unit Test level II Test level The definition of “Test Level” shown in the electrical characteristic table is as follows. I : 100% of products tested at Ta = + 25°C. II : Guaranteed as result of design and characteristics evaluation. SEIKO NPC CORPORATION —10 SM5320A Evaluation Circuit Diagram I 2C Controller + 0.1µF CIN 0.1µF 100µF 100µF + COUT 300Ω 4.7µF YIN + CIN YIN VCC4 VDD SDA GND5 COUT VCC3 YOUT GND4 VCC2 OUT3 GND3 OUT2 VCC1 OUT1 GND2 REF ADS 100µF + 100µF + YOUT 300Ω 4.7µF IN3 + SCL GND6 VCC5 100µF + OUT3 300Ω 4.7µF IN2 + NC ISET GND1 IN3 100µF + OUT2 300Ω 4.7µF IN1 + IN2 IN1 OUT1 300Ω 1.8kΩ + 10µF Note. This is a circuit only for the evaluation board of an electric characteristics. (It is not a recommended application circuit.) SEIKO NPC CORPORATION —11 SM5320A FUNCTIONAL DESCRIPTION I2C-BUS Control The SM5320A uses an I2C-BUS interface to set the following functions. 1) 2) 3) 4) 5) 6) Cutoff frequency (HD block) fc mode switching (1/2 cutoff frequency switching, HD block) Filter mode/filter bypass mode switching (HD block) Input type switching (sync-tip clamp, bias, HD block) Power-down function Gain setting The transfer rate of I2C-BUS corresponds to the fast-mode (up to 400kbit/s). Note that the SM5320A does not support a read function (IC is write only). Basic Cycle The write sequence is: SM5320A slave address → specific control register sub-address → write data. Data can be written to the SM5320A in successive bytes, as the sub-address for the register is incremented automatically after each byte. However, if the sub-address exceeds the address of the last register (03h), data write operation to the SM5320A register stops and the acknowledge signal is not returned. Single byte access S Slave address A Sub address A Data A P Multi byte access (address auto increment) S Slave address A Sub address A Data A Data A ... A Data A P S: START condition, P: STOP condition, A: acknowledge : drive master device : drive SM5320A Figure 1. Write sequence SEIKO NPC CORPORATION —12 SM5320A Slave Address The 7-bit slave address is selected using the ADS pin. When ADS = “L” the address is 48h (1001000b), when ADS = “H” the address is 49h (1001001b), and when ADS = “Z” (open) the address is 4Ah (1001010b). A maximum of three SM5320A devices can be connected to the same I2C-BUS simultaneously, and controlled independently by setting the slave address of each using the ADS pin. When writing to control register, send sub address of control register following slave address. SLAVE ADDRESS for control register write (1st byte) bit7 Name 1 Value 1 1 0 0 0 0 0 0 bit6 bit5 bit4 bit3 bit2 bit1 bit0 R/W 0 0 0 0 0 1 0 1 0 0 0 0 90h 92h 94h Indicate to write when device's slave address is 48h (ADS = "L") Indicate to write when device's slave address is 49h (ADS = "H") Indicate to write when device's slave address is 4Ah (ADS = "Z") (Hex) Description SLAVE ADDRESS 1 1 1 SUB ADDRESS for control register write (2nd byte) bit7 Name 0 0 Value 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 02h 03h Indicate to write control register 02h Indicate to write control register 03h 0 0 0 0 bit6 bit5 bit4 bit3 bit2 bit1 bit0 (Hex) Description SUB ADDRESS 0 0 0 0 0 0 0 0 0 1 00h 01h Indicate to write control register 00h Indicate to write control register 01h Control Register The SM5320A has a 4-byte control register. Sub Addr. 00h 01h 02h 03h Register assign bit7 FCM CB5 PD – bit6 FC6 CB4 HALF – bit5 FC5 CB3 GS15 GS25 bit4 FC4 CB2 GS14 GS24 bit3 FC3 CB1 GS13 GS23 bit2 FC2 CB0 GS12 GS22 bit1 FC1 BYP GS11 GS21 bit0 FC0 – GS10 GS20 default Description (Hex) 00h 00h 00h 00h OUT1 to OUT3 fc control OUT1 to OUT3 input method and filter bypass setting OUT1 to OUT3 gain control YOUT, COUT gain control SEIKO NPC CORPORATION —13 SM5320A Flag settings (1) Cutoff frequency Register name: FCM, FC Address: Sub address = 00h, bit7 to bit0 Flag name FCDATA 0 1 2 FCSET FCM 00h 01h 02h 0 0 0 FC6 0 0 0 FC5 0 0 0 FC4 0 0 0 : 125 126 127 128 129 130 7Dh 7Eh 7Fh 80h 81h 82h 0 0 0 1 1 1 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 : 253 254 255 FDh FEh FFh 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 0 1 42.2 42.5 42.7 1 1 1 0 0 0 1 1 1 0 0 0 0 1 1 0 0 1 1 0 1 0 1 0 22.5 22.7 22.8 7.53 7.83 8.12 FC3 0 0 0 FC2 0 0 0 FC1 0 0 1 FC0 0 1 0 Cutoff frequency [MHz] 4.10 4.26 4.42 Default (2) Input type switching (sync-tip clamp, bias) Register name: CB Address: Sub address = 01h, bit7 to bit2 Control register Sub address 01h bit7 * * bit6 0 1 * * 0 1 * * 0 1 bit5 bit4 bit3 bit2 IN1 Clamp Bias Clamp Bias Clamp Bias INPUT Description IN2 IN3 IN1: sync-tip clamp input (default) IN1: bias input IN2: sync-tip clamp input (default) IN2: bias input IN3: sync-tip clamp input (default) IN3: bias input Sets the input method of IN1, IN2, IN3. SEIKO NPC CORPORATION —14 SM5320A (3) Power-down mode select Register name: PD Address: Sub address = 02h, bit7 Control register Sub address 02h bit7 0 1 Normal operation (default) Power-down mode. Current consumption: ≤ 500µA Description Sets the normal operation or power-down mode. (4) fc mode switching (1/2 cutoff frequency switching) Register name: HALF Address: Sub address = 02h, bit6 Control register Sub address 02h bit6 0 1 Standard fc mode. OUT1, OUT2, OUT3 cutoff frequency is identical. (default) Half fc mode. OUT2, OUT3 cutoff frequency is 1/2 that of OUT1. Description Sets the standard fc mode or half fc mode. (5) Filter bypass mode Register name: BYP Address: Sub address = 01h, bit1 Control register Sub address 01h bit1 0 1 Filter mode. The signals is output to OUT1, OUT2, OUT3 passing through filter. (default) Filter bypass mode. The signals is output to OUT1, OUT2, OUT3 without passing through filter. Description Sets the use or nonuse of filter. SEIKO NPC CORPORATION —15 SM5320A (6) Output gain setting Register name: GS1 Address: Sub address = 02h, bit5 to bit0 Control register Sub address 02h bit5 1 1 1 bit4 0 0 0 bit3 0 0 0 bit2 0 0 0 bit1 0 0 1 : 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 1 1 1 0 0 1 1 0 : 0 0 0 1 1 1 1 1 1 1 1 1 0 1 1 1 0 1 1Dh 1Eh 1Fh 29 30 31 + 1.94dB + 2.02dB + 2.10dB 0 1 0 1 0 1 0 3Eh 3Fh 00h 01h 02h 03h 04h –2 –1 0 1 2 3 4 – 0.35dB – 0.28dB – 0.21dB (default) – 0.15dB – 0.10dB – 0.05dB ± 0.00dB bit0 0 1 0 (HEX) 20h 21h 22h (DEC) – 32 – 31 – 30 – 2.10dB – 2.05dB – 2.00dB OUT1, OUT2, OUT3 gain control Sets the output gain of OUT1, OUT2, OUT3. Register name: GS2 Address: Sub address = 03h, bit5 to bit0 Control register Sub address 03h bit5 1 1 1 bit4 0 0 0 bit3 0 0 0 bit2 0 0 0 bit1 0 0 1 : 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 1 1 1 0 0 1 1 0 : 0 0 0 1 1 1 1 1 1 1 1 1 0 1 1 1 0 1 1Dh 1Eh 1Fh 29 30 31 + 1.94dB + 2.02dB + 2.10dB 0 1 0 1 0 1 0 3Eh 3Fh 00h 01h 02h 03h 04h –2 –1 0 1 2 3 4 – 0.35dB – 0.28dB – 0.21dB (default) – 0.15dB – 0.10dB – 0.05dB ± 0.00dB bit0 0 1 0 (HEX) 20h 21h 22h (DEC) – 32 – 31 – 30 – 2.10dB – 2.05dB – 2.00dB YOUT, COUT gain control Sets the output gain of YOUT, COUT. SEIKO NPC CORPORATION —16 SM5320A Lowpass Filter The SM5320A has built-in 5th-order lowpass filters with variable cutoff frequency. The cutoff frequency range is set by the resistor (RISET) connected between ISET and GND, and the cutoff frequency setting is determined by FCDATA data. The cutoff frequency vs. FCDATA values are listed in table 1, and shown graphically in figure 2. Table 1. Cutoff frequency vs. FCDATA (RISET = 1.8kΩ) FCDATA 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 FCSET (hex) 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F Cutoff freq. [MHz] 4.10 4.26 4.42 4.58 4.74 4.90 5.06 5.21 5.36 5.52 5.68 5.83 5.99 6.14 6.30 6.45 6.59 6.79 6.94 7.09 7.23 7.38 7.53 7.67 7.80 7.95 8.10 8.25 8.40 8.55 8.70 8.85 8.97 9.13 9.28 9.43 9.58 9.74 9.89 10.0 10.2 10.3 10.5 10.6 10.8 10.9 11.1 11.2 11.4 11.5 11.7 11.8 12.0 12.1 12.3 12.4 12.6 12.7 12.9 13.0 13.2 13.3 13.5 13.6 FCDATA 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 FCSET (hex) 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64 65 66 67 68 69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7D 7E 7F Cutoff freq. [MHz] 13.8 13.9 14.0 14.2 14.3 14.5 14.6 14.8 14.9 15.1 15.2 15.4 15.5 15.7 15.8 15.9 16.1 16.2 16.4 16.5 16.7 16.8 17.0 17.1 17.2 17.4 17.5 17.7 17.8 18.0 18.1 18.3 18.4 18.5 18.7 18.8 19.0 19.1 19.3 19.4 19.5 19.7 19.8 20.0 20.1 20.3 20.4 20.5 20.7 20.8 21.0 21.1 21.2 21.4 21.5 21.7 21.8 22.0 22.1 22.2 22.4 22.5 22.7 22.8 FCDATA 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 FCSET (hex) 80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF Cutoff freq. [MHz] 7.53 7.83 8.12 8.42 8.71 9.01 9.31 9.60 9.88 10.2 10.5 10.8 11.1 11.4 11.7 12.0 12.2 12.5 12.8 13.1 13.4 13.7 14.0 14.3 14.6 14.9 15.1 15.4 15.7 16.0 16.3 16.6 16.8 17.1 17.4 17.7 18.0 18.3 18.6 18.9 19.2 19.5 19.8 20.0 20.3 20.6 20.9 21.2 21.5 21.8 22.1 22.4 22.7 22.9 23.2 23.5 23.8 24.1 24.4 24.6 24.9 25.2 25.5 25.7 FCDATA 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 FCSET (hex) C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF Cutoff freq. [MHz] 26.0 26.2 26.5 26.8 27.0 27.3 27.6 27.8 28.1 28.4 28.7 28.9 29.2 29.4 29.7 30.0 30.2 30.5 30.8 31.0 31.3 31.6 31.8 32.1 32.4 32.6 32.9 33.2 33.5 33.7 34.0 34.3 34.5 34.7 35.0 35.3 35.5 35.8 36.1 36.4 36.6 36.9 37.2 37.4 37.7 37.9 38.2 38.5 38.8 39.0 39.3 39.6 39.8 40.1 40.3 40.6 40.9 41.1 41.4 41.7 42.0 42.2 42.5 42.7 SEIKO NPC CORPORATION —17 SM5320A 50 45 40 35 fc [MHz] 30 25 20 15 10 5 0 0 32 64 96 128 FCDATA 160 192 224 256 Figure 2. Cutoff frequency vs. FCDATA (RISET = 1.8kΩ) RISET RISET controls the internal current source, and its connection is essential. The recommended value (RISET) is 1.8kΩ. In power-down mode and filter bypass mode, no current flows into RISET. Note. A value other than 1.8kΩ will change the current consumption of SM5320A. In the determination of resistance value, caution should be taken to ensure the power dissipation does not exceed the absolute maximum rating for the package. Half fc Mode In half fc mode, the CH-2 and CH-3 cutoff frequency is 1/2 that of the CH-1 cutoff frequency setting. Half fc mode is useful for systems where the sampling frequency varies due to luminance (Y) and color difference signal (Cr, Cb) requirements as in component signals. Group Delay Characteristics The group delay varies with the cutoff frequency setting. Note also that in half fc mode, the group delay between CH-1 and CH-2/CH-3 varies. Filter Bypass Mode In filter bypass mode, the internal lowpass filter in SM5320A is bypassed and the signal is input to the output buffer stage directly. In filter bypass mode, the input type and output gain are set just as for filter mode. But the cutoff frequency setting and fc mode setting have no effect on the outputs. In this mode, the passband frequency is 80MHz (typ), which can support SXGA-class signals. Power-ON Reset When power is applied, an internal power-ON reset circuit operates initializing the internal register flags to their default settings. At power-ON, all supplies should be applied simultaneously. Reference Voltage (REF) The REF pin is internal reference voltage output. A 10 µF capacitor connected between pin and ground is recommended for stability of movement. SEIKO NPC CORPORATION —18 SM5320A USAGE PRECAUTIONS Slave Address (4Ah) Setting When slave address 4Ah is used, the ADS input must be left open circuit. In this case, an external resistor should be connected as shown in figure 3 to reduce the risk of malfunction in the I2C-BUS interface due to large external spikes or other noise invaded from outside. The recommended value is 10kΩ. VDD 10k ADS 10k GND Slave address = 4Ah Figure 3. Slave address 4Ah setting Power Supply Invest Timing The SM5320A uses 2-type power supply, analog one (VCC1, VCC2, VCC3, VCC4, VCC5) and digital one (VDD). Therefore all power supply pins should be forced voltage at the same time power supply invested. In the case analog power supply and digital one are set up separately, composing system the time-lag to makes short time as standard under 1ms is need. And if voltage of digital power supply comes higher than one of analog power supply, it is necessary to set voltage of digital power supply to make potential difference bellow 250mV as compared with voltage of analog one. SEIKO NPC CORPORATION —19 SM5320A TYPICAL CHARACTERISTICS VCC = 5.0V, VDD = 3.0 to 5.5V, Ta = 25°C, fin = 100kHz, VIN = 1.0Vp-p, RISET = 1.8kΩ, RL = 300Ω, CH-1 set to clamp input, CH-2 and CH-3 set to bias input, FCDATA = 227, unless otherwise noted. 6 0 –6 Gain –12 –18 Phase –24 –30 –36 –42 –48 –54 –60 0.1 360 270 180 90 0 –90 –180 –270 –360 –450 –540 –630 100 6 0 –6 –12 –18 –24 –30 –36 –42 –48 –54 –60 330 300 270 Gain 240 210 180 150 120 90 60 30 Group delay 0 0 10 20 30 40 50 60 70 80 90 Frequency [MHz] 1 10 Frequency [MHz] Figure 4. Gain and Phase characteristics (filter bypass mode) Figure 5. Gain and Group delay characteristics (filter bypass mode) 6 0 –6 –12 –18 –24 –30 –36 –42 –48 –54 –60 0.1 Gain Phase 1 10 Frequency [MHz] 360 270 180 90 0 –90 –180 –270 –360 –450 –540 –630 100 6 0 –6 –12 –18 –24 –30 –36 –42 –48 –54 –60 Gain Group delay 0 5 10 15 Frequency [MHz] 330 300 270 240 210 180 150 120 90 60 30 0 20 Figure 6. Gain and Phase characteristics (standard fc mode, FCDATA = 10) Figure 7. Gain and Group delay characteristics (standard fc mode, FCDATA = 10) 6 0 –6 Gain –12 –18 –24 Phase –30 –36 –42 –48 –54 –60 0.1 1 10 Frequency [MHz] 360 270 180 90 0 –90 –180 –270 –360 –450 –540 –630 100 6 0 –6 Gain –12 –18 –24 –30 Group delay –36 –42 –48 –54 –60 0 2 4 6 Frequency [MHz] 8 330 300 270 240 210 180 150 120 90 60 30 0 10 Figure 8. Gain and Phase characteristics (half fc mode, FCDATA = 10) Figure 9. Gain and Group delay characteristics (half fc mode, FCDATA = 10) SEIKO NPC CORPORATION —20 Group delay [ns] Phase [deg] Gain [dB] Gain [dB] Group delay [ns] Phase [deg] Gain [dB] Gain [dB] Group delay [ns] Phase [deg] Gain [dB] Gain [dB] SM5320A 6 0 –6 Gain –12 –18 Phase –24 –30 –36 –42 –48 –54 –60 0.1 1 10 Frequency [MHz] 100 360 270 180 90 0 –90 –180 –270 –360 –450 –540 –630 6 0 –6 –12 –18 –24 –30 –36 –42 –48 –54 –60 Gain Group delay 0 10 20 30 40 Frequency [MHz] 330 300 270 240 210 180 150 120 90 60 30 0 50 Figure 10. Gain and Phase characteristics (standard fc mode, FCDATA = 227) Figure 11. Gain and Group delay characteristics (standard fc mode, FCDATA = 227) 6 0 –6 Gain –12 –18 Phase –24 –30 –36 –42 –48 –54 –60 0.1 1 10 Frequency [MHz] 100 360 270 180 90 0 –90 –180 –270 –360 –450 –540 –630 6 0 –6 –12 –18 –24 –30 –36 –42 –48 –54 –60 Gain Group delay 0 10 20 30 40 Frequency [MHz] 330 300 270 240 210 180 150 120 90 60 30 0 50 Figure 12. Gain and Phase characteristics (half fc mode, FCDATA = 227) Figure 13. Gain and Group delay characteristics (half fc mode, FCDATA = 227) 6 0 –6 Gain –12 –18 Phase –24 –30 –36 –42 –48 –54 –60 0.1 1 10 Frequency [MHz] 360 270 180 90 0 –90 –180 –270 –360 –450 –540 –630 100 6 0 –6 –12 –18 –24 –30 –36 –42 –48 –54 –60 Gain Group delay 0 5 10 15 Frequency [MHz] 330 300 270 240 210 180 150 120 90 60 30 0 20 Figure 14. Gain and Phase characteristics (CH = Y/C) Figure 15. Gain and Group delay characteristics (CH = Y/C) SEIKO NPC CORPORATION —21 Group delay [ns] Phase [deg] Gain [dB] Gain [dB] Group delay [ns] Phase [deg] Gain [dB] Gain [dB] Group delay [ns] Phase [deg] Gain [dB] Gain [dB] SM5320A 140 120 100 ICC1 *1 140 120 100 ICC1*1 ICC [mA] ICC [mA] 80 60 40 20 0 4.5 5 5.25 VCC [V] *1. filter mode, FCDATA = 255 *2. filter bypass mode 4.75 5.5 ICC2 *2 80 60 40 20 0 –20 40 60 80 Ta [°C] *1. filter mode, FCDATA = 255 *2. filter bypass mode 0 20 100 ICC2*2 Figure 16. ICC1, 2 vs. VCC 500 400 500 400 Figure 17. ICC1, 2 vs. Ta ICC3 [µA] 200 100 0 4.5 ICC3 [µA] 4.75 5 VCC [V] 5.25 5.5 300 300 200 100 0 –20 0 20 40 60 Ta [°C] 80 100 Figure 18. ICC3 vs. VCC 3 2 Gain [dB] Gain [dB] 1 0 –1 –2 –3 4.5 4.75 5 VCC [V] 5.25 5.5 3 2 1 0 –1 –2 –3 –20 Figure 19. ICC3 vs. Ta 0 20 40 60 Ta [°C] 80 100 Figure 20. Gain vs. VCC Figure 21. Gain vs. Ta SEIKO NPC CORPORATION —22 SM5320A Please pay your attention to the following points at time of using the products shown in this document. The products shown in this document (hereinafter “Products”) are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from SEIKO NPC CORPORATION (hereinafter “NPC”). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies. SEIKO NPC CORPORATION 15-6, Nihombashi-kabutocho, Chuo-ku, Tokyo 103-0026, Japan Telephone: +81-3-6667-6601 Facsimile: +81-3-6667-6611 http://www.npc.co.jp/ Email: sales@npc.co.jp NC0608AE 2007.02 SEIKO NPC CORPORATION —23