LM2662M

LM2662/LM2663 Switched Capacitor Voltage Converter January 1999 LM2662/LM2663 Switched Capacitor Voltage Converter General Description The LM2662/LM2663 CMOS charge-pump voltage converter inverts a positive voltage in the range of 1.5V to 5.5V to the corresponding negative voltage. The LM2662/LM2663 uses two low cost capacitors to provide 200 mA of output current without the cost, size, and EMI related to inductor based converters. With an operating current of only 300 µA and operating efficiency greater than 90% at most loads, the LM2662/LM2663 provides ideal performance for battery powered systems. The LM2662/LM2663 may also be used as a positive voltage doubler. The oscillator frequency can be lowered by adding an external capacitor to the OSC pin. Also, the OSC pin may be used to drive the LM2662/LM2663 with an external clock. For LM2662, a frequency control (FC) pin selects the oscillator frequency of 20 kHz or 150 kHz. For LM2663, an external shutdown (SD) pin replaces the FC pin. The SD pin can be used to disable the device and reduce the quiescent current to 10 µA. The oscillator frequency for LM2663 is 150 kHz. Features Inverts or doubles input supply voltage Narrow SO-8 Package 3.5Ω typical output resistance 86% typical conversion efficiency at 200 mA (LM2662) selectable oscillator frequency: 20 kHz/150 kHz n (LM2663) low current shutdown mode n n n n n Applications n n n n n n Laptop computers Cellular phones Medical instruments Operational amplifier power supplies Interface power supplies Handheld instruments Basic Application Circuits Voltage Inverter Splitting VIN in Half DS100003-1 Positive Voltage Doubler DS100003-3 DS100003-2 © 1999 National Semiconductor Corporation DS100003 www.national.com Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage (V+ to GND, or GND to OUT) 6V LV (OUT − 0.3V) to (GND + 3V) FC, OSC, SD The least negative of (OUT − 0.3V) or (V+ − 6V) to (V+ + 0.3V) V+ and OUT Continuous Output Current 250 mA Output Short-Circuit Duration to GND (Note 2) 1 sec. 735 mW Power Dissipation (TA = 25˚C) (Note 3) 150˚C TJ Max (Note 3) 170˚C/W θJA (Note 3) Operating Junction Temperature Range −40˚C to +85˚C Storage Temperature Range −65˚C to +150˚C Lead Temperature (Soldering, 10 seconds) 300˚C ESD Rating 2 kV Electrical Characteristics Limits in standard typeface are for TJ = 25˚C, and limits in boldface type apply over the full operating temperature range. Unless otherwise specified: V+ = 5V, FC = Open, C1 = C2 = 47 µF.(Note 4) Symbol V+ Parameter Supply Voltage RL = 1k Condition Inverter, LV = Open Inverter, LV = GND Doubler, LV = OUT IQ Supply Current No Load LV = Open ISD VSD IL ROUT fOSC fSW IOSC PEFF VOEFF Shutdown Supply Current (LM2663) Shutdown Pin Input Voltage (LM2663) Output Current Output Resistance (Note 6) Oscillator Frequency (Note 7) Switching Frequency (Note 8) OSC Input Current Power Efficiency Voltage Conversion Efficiency IL = 200 mA OSC = Open OSC = Open FC = Open FC = V+ RL (500) between V+ and OUT IL = 200 mA to GND No Load 99 90 FC = Open FC = V+ FC = Open FC = V+ 7 55 3.5 27.5 Shutdown Mode Normal Operation 200 3.5 20 150 10 75 7 2.0 FC = V+ (LM2662) SD = Ground (LM2663) FC = Open Min 3.5 1.5 2.5 1.3 0.3 10 (Note 5) 0.3 Typ Max 5.5 5.5 5.5 4 0.8 µA V mA Ω kHz kHz µA % % mA V Units ±2 ± 10 96 86 99.96 Note 1: Absolute maximum ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its rated operating conditions. Note 2: OUT may be shorted to GND for one second without damage. However, shorting OUT to V+ may damage the device and should be avoided. Also, for temperatures above 85˚C, OUT must not be shorted to GND or V+, or device may be damaged. Note 3: The maximum allowable power dissipation is calculated by using PDMax = (TJMax − TA)/θJA, where TJMax is the maximum junction temperature, TA is the ambient temperature, and θJA is the junction-to-ambient thermal resistance of the specified package. Note 4: In the test circuit, capacitors C1 and C2 are 47 µF, 0.2Ω maximum ESR capacitors. Capacitors with higher ESR will increase output resistance, reduce output voltage and efficiency. Note 5: In doubling mode, when Vout > 5V, minimum input high for shutdown equals Vout − 3V. Note 6: Specified output resistance includes internal switch resistance and capacitor ESR. Note 7: For LM2663, the oscillator frequency is 150 kHz. Note 8: The output switches operate at one half of the oscillator frequency, fOSC = 2fSW. www.national.com 2 Test Circuits DS100003-4 DS100003-5 FIGURE 1. LM2662 and LM2663 Test Circuits Typical Performance Characteristics Supply Current vs Supply Voltage (Circuit of Figure 1) Supply Current vs Oscillator Frequency DS100003-37 DS100003-38 Output Source Resistance vs Supply Voltage DS100003-39 3 www.national.com Typical Performance Characteristics Output Source Resistance vs Temperature (Circuit of Figure 1) (Continued) Output Source Resistance vs Temperature DS100003-40 DS100003-41 Efficiency vs Load Current DS100003-42 Output Voltage Drop vs Load Current Efficiency vs Oscillator Frequency DS100003-43 DS100003-44 Output Voltage vs Oscillator Frequency DS100003-45 www.national.com 4 Typical Performance Characteristics Oscillator Frequency vs External Capacitance (Circuit of Figure 1) (Continued) Oscillator Frequency vs Supply Voltage DS100003-47 DS100003-46 Oscillator Frequency vs Supply Voltage Oscillator Frequency vs Temperature DS100003-48 DS100003-49 Oscillator Frequency vs Temperature Shutdown Supply Current vs Temperature (LM2663 Only) DS100003-50 DS100003-51 5 www.national.com Connection Diagrams 8-Lead SO (M) DS100003-20 DS100003-21 Top View Order Number LM2662M, LM2663M See NS Package Number M08A Pin Description Pin 1 Name Voltage Inverter FC (LM2662) Frequency control for internal oscillator: FC = open, fOSC = 20 kHz (typ); FC = V+, fOSC = 150 kHz (typ); FC has no effect when OSC pin is driven externally. 1 2 3 4 5 6 SD (LM2663) CAP+ GND CAP− OUT LV Shutdown control pin, tie this pin to the ground in normal operation. Connect this pin to the positive terminal of charge-pump capacitor. Power supply ground input. Connect this pin to the negative terminal of charge-pump capacitor. Negative voltage output. Low-voltage operation input. Tie LV to GND when input voltage is less than 3.5V. Above 3.5V, LV can be connected to GND or left open. When driving OSC with an external clock, LV must be connected to GND. Oscillator control input. OSC is connected to an internal 15 pF capacitor. An external capacitor can be connected to slow the oscillator. Also, an external clock can be used to drive OSC. Power supply positive voltage input. Same as inverter. Same as inverter. Power supply positive voltage input. Same as inverter. Power supply ground input. LV must be tied to OUT. Function Voltage Doubler Same as inverter. 7 OSC Same as inverter except that OSC cannot be driven by an external clock. 8 V+ Positive voltage output. Circuit Description The LM2662/LM2663 contains four large CMOS switches which are switched in a sequence to invert the input supply voltage. Energy transfer and storage are provided by external capacitors. Figure 2 illustrates the voltage conversion scheme. When S1 and S3 are closed, C1 charges to the supply voltage V+. During this time interval switches S2 and S4 are open. In the second time interval, S1 and S3 are open and S2 and S4 are closed, C1 is charging C2. After a number of cycles, the voltage across C2 will be pumped to V+. Since the anode of C2 is connected to ground, the output at the cathode of C2 equals −(V+) assuming no load on C2, no loss in the switches, and no ESR in the capacitors. In reality, the charge transfer efficiency depends on the switching frequency, the on-resistance of the switches, and the ESR of the capacitors. www.national.com 6 DS100003-22 FIGURE 2. Voltage Inverting Principle Application Information SIMPLE NEGATIVE VOLTAGE CONVERTER The main application of LM2662/LM2663 is to generate a negative supply voltage. The voltage inverter circuit uses only two external capacitors as shown in the Basic Application Circuits. The range of the input supply voltage is 1.5V to 5.5V. For a supply voltage less than 3.5V, the LV pin must be connected to ground to bypass the internal regulator circuitry. This gives the best performance in low voltage applications. If the supply voltage is greater than 3.5V, LV may be connected to ground or left open. The choice of leaving LV open simplifies the direct substitution of the LM2662/ LM2663 for the LMC7660 Switched Capacitor Voltage Converter. The output characteristics of this circuit can be approximated by an ideal voltage source in series with a resistor. The voltage source equals −(V+). The output resistance Rout is a function of the ON resistance of the internal MOS switches, the oscillator frequency, and the capacitance and ESR of C1 and C2. Since the switching current charging and discharging C1 is approximately twice as the output current, the effect of the ESR of the pumping capacitor C1 is multiplied by four in the output resistance. The output capacitor C2 is charging and discharging at a current approximately equal to the output current, therefore, its ESR only counts once in the output resistance. A good approximation is: diode and potentially latching-up. Therefore, the Schottky diode D1 should have enough current carrying capability to charge the output capacitor at start-up, as well as a low forward voltage to prevent the internal parasitic diode from turning-on. A Schottky diode like 1N5817 can be used for most applications. If the input voltage ramp is less than 10V/ ms, a smaller Schottky diode like MBR0520LT1 can be used to reduce the circuit size. SPLIT V+ IN HALF Another interesting application shown in the Basic Application Circuits is using the LM2662/LM2663 as a precision voltage divider. Since the off-voltage across each switch equals VIN/2, the input voltage can be raised to +11V. CHANGING OSCILLATOR FREQUENCY For the LM2662, the internal oscillator frequency can be selected using the Frequency Control (FC) pin. When FC is open, the oscillator frequency is 20 kHz; when FC is connected to V+, the frequency increases to 150 kHz. A higher oscillator frequency allows smaller capacitors to be used for equivalent output resistance and ripple, but increases the typical supply current from 0.3 mA to 1.3 mA. The oscillator frequency can be lowered by adding an external capacitor between OSC and GND (See typical performance characteristics). Also, in the inverter mode, an external clock that swings within 100 mV of V+ and GND can be used to drive OSC. Any CMOS logic gate is suitable for driving OSC. LV must be grounded when driving OSC. The maximum external clock frequency is limited to 150 kHz. The switching frequency of the converter (also called the charge pump frequency) is half of the oscillator frequency. Note: OSC cannot be driven by an external clock in the voltage-doubling mode. where RSW is the sum of the ON resistance of the internal MOS switches shown in Figure 2. High value, low ESR capacitors will reduce the output resistance. Instead of increasing the capacitance, the oscillator frequency can be increased to reduce the 2/(fosc x C1) term. Once this term is trivial compared with RSW and ESRs, further increasing in oscillator frequency and capacitance will become ineffective. The peak-to-peak output voltage ripple is determined by the oscillator frequency, and the capacitance and ESR of the output capacitor C2: TABLE 1. LM2662 Oscillator Frequency Selection FC Open V+ Open or V+ Open Open External Capacitor OSC Oscillator 20 kHz 150 kHz See Typical Performance Characteristics External Clock Frequency N/A Again, using a low ESR capacitor will result in lower ripple. POSITIVE VOLTAGE DOUBLER The LM2662/LM2663 can operate as a positive voltage doubler (as shown in the Basic Application Circuits). The doubling function is achieved by reversing some of the connections to the device. The input voltage is applied to the GND pin with an allowable voltage from 2.5V to 5.5V. The V+ pin is used as the output. The LV pin and OUT pin must be connected to ground. The OSC pin can not be driven by an external clock in this operation mode. The unloaded output voltage is twice of the input voltage and is not reduced by the diode D1’s forward drop. The Schottky diode D1 is only needed for start-up. The internal oscillator circuit uses the V+ pin and the LV pin (connected to ground in the voltage doubler circuit) as its power rails. Voltage across V+ and LV must be larger than 1.5V to insure the operation of the oscillator. During start-up, D1 is used to charge up the voltage at V+ pin to start the oscillator; also, it protects the device from turning-on its own parasitic 7 External Clock (inverter mode only) TABLE 2. LM2663 Oscillator Frequency Selection OSC Open External Capacitor External Clock 150 kHz See Typical Performance Characteristics External Clock Frequency Oscillator (inverter mode only) SHUTDOWN MODE For the LM2663, a shutdown (SD) pin is available to disable the device and reduce the quiescent current to 10 µA. Applying a voltage greater than 2V to the SD pin will bring the device into shutdown mode. While in normal operating mode, the SD pin is connected to ground. www.national.com Application Information CAPACITOR SELECTION (Continued) As discussed in the Simple Negative Voltage Converter section, the output resistance and ripple voltage are dependent on the capacitance and ESR values of the external capacitors. The output voltage drop is the load current times the output resistance, and the power efficiency is Where IQ(V+) is the quiescent power loss of the IC device, and IL2ROUT is the conversion loss associated with the switch onresistance, the two external capacitors and their ESRs. Low ESR capacitors (Table 3) are recommended for both capacitors to maximize efficiency, reduce the output voltage drop and voltage ripple. For convenience, C1 and C2 are usually chosen to be the same. The output resistance varies with the oscillator frequency and the capacitors. In Figure 3, the output resistance vs. oscillator frequency curves are drawn for four difference capacitor values. At very low frequency range, capacitance plays the most important role in determining the output resistance. Once the frequency is increased to some point (such as 100 kHz for the 47 µF capacitors), the output resistance is dominated by the ON resistance of the internal switches and the ESRs of the external capacitors. A low value, smaller size capacitor usually has a higher ESR compared with a bigger size capacitor of the same type. Ceramic capacitors can be chosen for their lower ESR. As shown in Figure 3, in higher frequency range, the output resistance using the 10 µF ceramic capacitors is close to these using higher value tantalum capacitors. DS100003-36 FIGURE 3. Output Source Resistance vs Oscillator Frequency TABLE 3. Low ESR Capacitor Manufacturers Manufacturer Nichicon Corp. AVX Corp. Sprague Sanyo Murata Taiyo Yuden Tokin Phone (708)-843-7500 (803)-448-9411 (207)-324-4140 (619)-661-6835 (800)-831-9172 (800)-348-2496 (408)-432-8020 Capacitor Type PL, PF series, through-hole aluminum electrolytic TPS series, surface-mount tantalum 593D, 594D, 595D series, surface-mount tantalum OS-CON series, through-hole aluminum electrolytic Ceramic chip capacitors Ceramic chip capacitors Ceramic chip capacitors www.national.com 8 Other Applications PARALLELING DEVICES Any number of LM2662s (or LM2663s) can be paralleled to reduce the output resistance. Each device must have its own pumping capacitor C1, while only one output capacitor Cout is needed as shown in Figure 4. The composite output resistance is: DS100003-24 FIGURE 4. Lowering Output Resistance by Paralleling Devices CASCADING DEVICES Cascading the LM2662s (or LM2663s) is an easy way to produce a greater negative voltage (as shown in Figure 5). If n is the integer representing the number of devices cascaded, the unloaded output voltage Vout is (−nVin). The effective output resistance is equal to the weighted sum of each individual device: A three-stage cascade circuit shown in Figure 6 generates −3Vin, from Vin. Cascading is also possible when devices are operating in doubling mode. In Figure 7, two devices are cascaded to generate 3Vin. An example of using the circuit in Figure 6 or Figure 7 is generating +15V or −15V from a +5V input. Note that, the number of n is practically limited since the increasing of n significantly reduces the efficiency and increases the output resistance and output voltage ripple. DS100003-25 FIGURE 5. Increasing Output Voltage by Cascading Devices 9 www.national.com Other Applications (Continued) DS100003-26 FIGURE 6. Generating −3Vin from +Vin DS100003-27 FIGURE 7. Generating +3Vin from +Vin REGULATING Vout It is possible to regulate the output of the LM2662/LM2663 by use of a low dropout regulator (such as LP2986). The whole converter is depicted in Figure 8. This converter can give a regulated output from −1.5V to −5.5V by choosing the proper resistor ratio: where, Vref = 1.23V The error flag on pin 7 of the LP2986 goes low when the regulated output at pin 5 drops by about 5% below nominal. The LP2986 can be shutdown by taking pin 8 low. The less than 1 µA quiescent current in the shutdown mode is favorable for battery powered applications. DS100003-28 FIGURE 8. Combining LM2662/LM2663 with LP2986 to Make a Negative Adjustable Regulator www.national.com 10 Other Applications (Continued) Also, as shown in Figure 9 by operating the LM2662/LM2663 in voltage doubling mode and adding a low dropout regulator (such as LP2986) at the output, we can get +5V output from an input as low as +3.3V. DS100003-29 FIGURE 9. Generating +5V from +3.3V Input Voltage 11 www.national.com LM2662/LM2663 Switched Capacitor Voltage Converter Physical Dimensions inches (millimeters) unless otherwise noted 8-Lead SO (M) Order Number LM2662M or LM2663M NS Package Number M08A LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 2. A critical component in any component of a life support 1. Life support devices or systems are devices or sysdevice or system whose failure to perform can be reatems which, (a) are intended for surgical implant into sonably expected to cause the failure of the life support the body, or (b) support or sustain life, and whose faildevice or system, or to affect its safety or effectiveness. ure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com National Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507 www.national.com National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.