LMH6739

LMH6739 Very Wideband, Low Distortion Triple Video Buffer December 10, 2007 LMH6739 Very Wideband, Low Distortion Triple Video Buffer General Description The LMH6739 is a very wideband, DC coupled monolithic selectable gain buffer designed specifically for ultra high resolution video systems as well as wide dynamic range systems requiring exceptional signal fidelity. Benefiting from National's current feedback architecture, the LMH6739 offers gains of −1, 1 and 2. At a gain of +2 the LMH6739 supports ultra high resolution video systems with a 400 MHz 2 VPP 3 dB Bandwidth. With 12-bit distortion level through 30 MHz (RL = 100Ω), 2.3nV/√Hz input referred noise, the LMH6739 is the ideal driver or buffer for high speed flash A/D and D/A converters. Wide dynamic range systems such as radar and communication receivers requiring a wideband amplifier offering exceptional signal purity will find the LMH6739’s low input referred noise and low harmonic distortion make it an attractive solution. The LMH6739 is offered in a space saving SSOP package. Features ■ ■ ■ ■ ■ ■ ■ ■ 750 MHz −3 dB small signal bandwidth (AV = +1) −85 dBc 3rd harmonic distortion (20 MHz) input noise voltage 2.3 nV/ 3300 V/μs slew rate 32 mA supply current (10.6 mA per op amp) 90 mA linear output current 0.02/0.01 Diff. Gain/ Diff. Phase (RL = 150Ω) 2mA shutdown current Applications ■ ■ ■ ■ ■ ■ ■ ■ ■ RGB video driver High resolution projectors Flash A/D driver D/A transimpedance buffer Wide dynamic range IF amp Radar/communication receivers DDS post-amps Wideband inverting summer Line driver Connection Diagram 16-Pin SSOP 20104110 Top View Ordering Information Package 16-Pin SSOP Part Number LMH6739MQ LMH6739MQX VIP10™ is a trademark of National Semiconductor Corporation. Package Marking LH6739MQ Transport Media 95 Units/Rail 2.5k Units Tape and Reel NSC Drawing MQA16 © 2007 National Semiconductor Corporation 201041 www.national.com LMH6739 Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. ESD Tolerance (Note 3) Human Body Model Machine Model Supply Voltage (V+ - V–) IOUT Common Mode Input Voltage Maximum Junction Temperature Storage Temperature Range 2000V 200V 13.2V (Note 4) ±VCC +150°C −65°C to +150°C (Note 2) Soldering Information Infrared or Convection (20 sec.) Wave Soldering (10 sec.) Storage Temperature Range 235°C 260°C −65°C to +150°C Operating Ratings Temperature Range (Note 5) Supply Voltage (V+ - V–) Thermal Resistance Package 16-Pin SSOP (Note 1) −40°C to +85°C 8V to 12V (θJC) 36°C/W (θJA) 120°C/W Electrical Characteristics Symbol Parameter TA = 25°C, AV = +2, VCC = ±5V, RL = 100Ω; unless otherwise specified. Conditions Min (Note 7) Typ (Note 6) 750 480 400 150 1.0 0.9 1.7 3300 10 7.3 4.5 −80 −71 −55 −90 −85 −65 2.3 12 3 .02 .01 0.5 Non-Inverting Inverting −16 −21 −8 −2 ±2.5 ±4.5 0 +5 ±30 ±40 dBc dBc Max (Note 7) Units Frequency Domain Performance UGBW SSBW LSBW 0.1 dB Bandwidth GFR2 TRS TRL SR ts te td Distortion HD2L HD2 HD2H HD3L HD3 HD3H Equivalent Input Noise VN ICN NCN DG DP VOS IBN IBI Non-Inverting Voltage Inverting Current Non-Inverting Current Differential Gain Differential Phase Input Offset Voltage (Note 8) Input Bias Current (Note 8) Input Bias Current (Note 8) >1 MHz >1 MHz >1 MHz 4.43 MHz, RL = 150Ω 4.43 MHz, RL = 150Ω nV/ pA/ pA/ % degree mV µV μA 3rd Harmonic Distortion 2nd Harmonic Distortion 2 VPP, 5 MHz 2 VPP, 20 MHz 2 VPP, 50 MHz 2 VPP, 5 MHz 2 VPP, 20 MHz 2 VPP, 50 MHz Rolloff Rise and Fall Time (10% to 90%) Slew Rate Settling Time to 0.1% Enable Time Disable Time Time Domain Response 2V Step 5V Step 5V Step 2V Step From Disable = rising edge. From Disable = falling edge. ns V/µs ns ns ns −3 dB Bandwidth −3 dB Bandwidth Unity Gain, VOUT = 200 mVPP VOUT = 200 mVPP VOUT = 2 VPP VOUT = 2 VPP @ 300 MHz, VOUT = 2 VPP MHz MHz MHz dB Video Performance Static, DC Performance www.national.com 2 LMH6739 Symbol PSRR CMRR ICC Parameter Power Supply Rejection Ratio (Note 8) Common Mode Rejection Ratio (Note 8) Supply Current (Note 8) Supply Current Disabled V+ Supply Current Disabled V− Internal Feedback & Gain Set Resistor Value Gain Error RL = ∞ Conditions Min (Note 7) 50 48.5 46 44 Typ (Note 6) 53 50 32 1.9 1.1 Max (Note 7) Units dB dB All three amps Enabled, No Load RL = ∞ RL = ∞ 375 35 40 2.2 1.3 525 ±1.1 mA mA mA Ω % kΩ pF Ω Ω 450 0.2 1000 .8 Miscellaneous Performance RIN+ CIN+ RIN− RO VO Non-Inverting Input Resistance Non-Inverting Input Capacitance Inverting Input Impedance Output Impedance Output Voltage Range (Note 8) Output impedance of input buffer. DC RL = 100Ω RL = ∞ CMIR IO ISC IIH IIL VDMAX VDMIM Common Mode Input Range (Note CMRR > 40 dB 8) Linear Output Current (Notes 4, 8) VIN = 0V, VOUT < ±30 mV Short Circuit Current (Note 9) Disable Pin Bias Current High Disable Pin Bias Current Low Voltage for Disable Voltage for Enable VIN = 2V Output Shorted to Ground Disable Pin = V+ Disable Pin = 0V Disable Pin ≤ VDMAX Disable Pin ≥ VDMIN 2.0 ±3.25 ±3.1 ±3.65 ±3.5 ±1.9 ±1.7 80 60 30 0.05 ±3.5 ±3.8 ±2.0 90 160 10 −350 0.8 V V mA mA μA μA V V Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables. Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that TJ = TA. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self heating where TJ> TA. See Applications Information for information on temperature de-rating of this device. Min/Max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Note 3: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC). Note 4: The maximum output current (IOUT) is determined by device power dissipation limitations. See the Power Dissipation section of the Application Information for more details. Note 5: The maximum power dissipation is a function of TJ(MAX), θJA. The maximum allowable power dissipation at any ambient temperature is PD = (TJ(MAX) – TA)/ θJA. All numbers apply for packages soldered directly onto a PC Board. Note 6: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material. Note 7: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using the Statistical Quality Control (SQC) method. Note 8: Parameter 100% production tested at 25° C. Note 9: Short circuit current should be limited in duration to no more than 10 seconds. See the Power Dissipation section of the Application Information for more details. 3 www.national.com LMH6739 Typical Performance Characteristics Large Signal Frequency Response AV = +2, VCC = ±5V, RL = 100Ω; unless otherwise specified). Small Signal Frequency Response 20104131 20104132 Frequency Response vs. VOUT Frequency Response vs. Supply Voltage 20104101 20104116 Gain Flatness Gain Flatness, Dual Input Buffer 20104139 20104140 www.national.com 4 LMH6739 Pulse Response Frequency Response vs. Capacitive Load 20104122 20104114 Series Output Resistance vs. Capacitive Load Open Loop Gain and Phase 20104119 20104126 Distortion vs. Frequency 10 MHz HD vs. Output Level 20104135 20104134 5 www.national.com LMH6739 Distortion vs. Supply Voltage CMRR vs. Frequency 20104118 20104111 PSRR vs. Frequency Closed Loop Output Impedance |Z| 20104121 20104104 Disable Timing DC Errors vs. Temperature 20104124 20104112 www.national.com 6 LMH6739 Crosstalk vs. Frequency Disabled Channel Isolation vs. Frequency 20104133 20104141 7 www.national.com LMH6739 Application Information GENERAL INFORMATION The LMH6739 is a high speed current feedback selectable gain buffer (SGB), optimized for very high speed and low distortion. With its internal feedback and gain-setting resistors the LMH6739 offers excellent AC performance while simplifying board layout and minimizing the affects of layout related parasitic components. The LMH6739 has no internal ground reference so single or split supply configurations are both equally useful. SETTING THE CLOSED LOOP GAIN The LMH6739 is a current feedback amplifier with on-chip RF = RG = 450Ω. As such it can be configured with an AV = +2, A V = +1, or an AV = −1 by connecting pins 3 and 4 as described in the chart below. 20104105 GAIN AV −1 V/V +1 V/V +2 V/V Ground INPUT CONNECTIONS Non-Inverting Input Signal Input Signal Inverting Input Signal NC (Open) Ground FIGURE 1. Recommended Non-Inverting Gain Circuit, Gain = +2 The gain of the LMH6739 is accurate to ±1% and stable over temperature. The internal gain setting resistors, RF and RG, match very well. However, over process and temperature their absolute value will change. Using external resistors in series with RG to change the gain will result in poor gain accuracy over temperature and from part to part. 20104108 20104130 FIGURE 2. Recommended Non-Inverting Gain Circuit, Gain +1 FIGURE 4. Correction for Unity Gain Peaking 20104103 FIGURE 3. Recommended Inverting Gain Circuit, Gain = –1 20104129 FIGURE 5. Frequency Response for Circuit in Figure 4 www.national.com 8 LMH6739 UNITY GAIN COMPENSATION With a current feedback Selectable Gain Buffer like the LMH6739, the feedback resistor is a compromise between the value needed for stability at unity gain and the optimized value used at a gain of two. The result of this compromise is substantial peaking at unity gain. If this peaking is undesirable a simple RC filter at the input of the buffer will smooth the frequency response shown as Figure 4. Figure 5 shows the results of a simple filter placed on the non-inverting input. See Figure 6 and Figure 7 for another method for reducing unity gain peaking. DRIVING CAPACITIVE LOADS Capacitive output loading applications will benefit from the use of a series output resistor ROUT. Figure 8 shows the use of a series output resistor, ROUT, to stabilize the amplifier output under capacitive loading. Capacitive loads of 5 to 120 pF are the most critical, causing ringing, frequency response peaking and possible oscillation. The charts “Suggested ROUT vs. Cap Load” give a recommended value for selecting a series output resistor for mitigating capacitive loads. The values suggested in the charts are selected for .5 dB or less of peaking in the frequency response. This gives a good compromise between settling time and bandwidth. For applications where maximum frequency response is needed and some peaking is tolerable, the value of ROUT can be reduced slightly from the recommended values. LAYOUT CONSIDERATIONS Whenever questions about layout arise, use the evaluation board as a guide. The LMH730275 is the evaluation board supplied with samples of the LMH6739. To reduce parasitic capacitances ground and power planes should be removed near the input and output pins. Components in the feedback loop should be placed as close to the device as possible. For long signal paths controlled impedance lines should be used, along with impedance matching elements at both ends. Bypass capacitors should be placed as close to the device as possible. Bypass capacitors from each rail to ground are applied in pairs. The larger electrolytic bypass capacitors can be located farther from the device, the smaller ceramic capacitors should be placed as close to the device as possible. The LMH6739 has multiple power and ground pins for enhanced supply bypassing. Every pin should ideally have a separate bypass capacitor. Sharing bypass capacitors may slightly degrade second order harmonic performance, especially if the supply traces are thin and /or long. In Figure 1 and Figure 2 CSS is optional, but is recommended for best second harmonic distortion. Another option to using CSS is to use pairs of .01 μF and .1 μF ceramic capacitors for each supply bypass. VIDEO PERFORMANCE The LMH6739 has been designed to provide excellent performance with production quality video signals in a wide variety of formats such as HDTV and High Resolution VGA. NTSC and PAL performance is nearly flawless. Best performance will be obtained with back terminated loads. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitances from the amplifier output stage. Figure 4 shows a typical configuration for driving a 75Ω Cable. The amplifier is configured for a gain of two to make up for the 6 dB of loss in ROUT. 20104107 FIGURE 6. Alternate Unity Gain Compensation 20104137 FIGURE 7. Frequency Response for Circuit in Figure 6 20104138 FIGURE 8. Decoupling Capacitive Loads 9 www.national.com LMH6739 20104102 FIGURE 9. Maximum Power Dissipation POWER DISSIPATION The LMH6739 is optimized for maximum speed and performance in the small form factor of the standard SSOP-16 package. To achieve its high level of performance, the LMH6739 consumes an appreciable amount of quiescent current which cannot be neglected when considering the total package power dissipation limit. The quiescent current contributes to about 40° C rise in junction temperature when no additional heat sink is used (VS = ±5V, all 3 channels on). Therefore, it is easy to see the need for proper precautions to be taken in order to make sure the junction temperature’s absolute maximum rating of 150°C is not violated. To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the TJMAX is never exceeded due to the overall power dissipation (all 3 channels). With the LMH6739 used in a back-terminated 75Ω RGB analog video system (with 2 VPP output voltage), the total power dissipation is around 435 mW of which 340 mW is due to the quiescent device dissipation (output black level at 0V). With no additional heat sink used, that puts the junction temperature to about 140° C when operated at 85°C ambient. To reduce the junction temperature many options are available. Forced air cooling is the easiest option. An external addon heat-sink can be added to the SSOP-16 package, or alternatively, additional board metal (copper) area can be utilized as heat-sink. An effective way to reduce the junction temperature for the SSOP-16 package (and other plastic packages) is to use the copper board area to conduct heat. With no enhancement the major heat flow path in this package is from the die through the metal lead frame (inside the package) and onto the surrounding copper through the interconnecting leads. Since high frequency performance requires limited metal near the device pins the best way to use board copper to remove heat is through the bottom of the package. A gap filler with high thermal conductivity can be used to conduct heat from the bottom of the package to copper on the circuit board. Vias to a ground or power plane on the back side of the circuit board will provide additional heat dissipation. A combination of front side copper and vias to the back side can be combined as well. Follow these steps to determine the maximum power dissipation for the LMH6739: 1. Calculate the quiescent (no-load) power: PAMP = ICC* (VS) VS = V+-V− 2. Calculate the RMS power dissipated in the output stage: PD (rms) = rms ((VS - VOUT)*IOUT) where VOUT and IOUT are the voltage and current across the external load and VS is the total supply current 3. Calculate the total RMS power: PT = PAMP+PD The maximum power that the LMH6739 package can dissipate at a given temperature can be derived with the following equation (See Figure 9): PMAX = (150º – TAMB)/ θJA, where TAMB = Ambient temperature (°C) and θJA = Thermal resistance, from junction to ambient, for a given package (°C/W). For the SSOP package θJA is 120°C/W. ESD PROTECTION The LMH6739 is protected against electrostatic discharge (ESD) on all pins. The LMH6739 will survive 2000V Human Body model and 200V Machine model events. Under closed loop operation the ESD diodes have no effect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMH6739 is driven by a large signal while the device is powered down the ESD diodes will conduct. The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to power up a chip with a large signal applied to the input pins. Shorting the power pins to each other will prevent the chip from being powered up through the input. www.national.com 10 LMH6739 Physical Dimensions inches (millimeters) unless otherwise noted 16-Pin SSOP NS Package Number MQA16 11 www.national.com LMH6739 Very Wideband, Low Distortion Triple Video Buffer Notes For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Amplifiers Audio Clock Conditioners Data Converters Displays Ethernet Interface LVDS Power Management Switching Regulators LDOs LED Lighting PowerWise Serial Digital Interface (SDI) Temperature Sensors Wireless (PLL/VCO) www.national.com/amplifiers www.national.com/audio www.national.com/timing www.national.com/adc www.national.com/displays www.national.com/ethernet www.national.com/interface www.national.com/lvds www.national.com/power www.national.com/switchers www.national.com/ldo www.national.com/led www.national.com/powerwise www.national.com/sdi www.national.com/tempsensors www.national.com/wireless WEBENCH Analog University App Notes Distributors Green Compliance Packaging Design Support www.national.com/webench www.national.com/AU www.national.com/appnotes www.national.com/contacts www.national.com/quality/green www.national.com/packaging www.national.com/quality www.national.com/refdesigns www.national.com/feedback Quality and Reliability Reference Designs Feedback THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION (“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS. EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. Copyright© 2007 National Semiconductor Corporation For the most current product information visit us at www.national.com National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560 www.national.com