0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
LMX2336TM

LMX2336TM

  • 厂商:

    NSC

  • 封装:

  • 描述:

    LMX2336TM - PLLatinum™ Dual Frequency Synthesizer for RF Personal Communications - National Semicond...

  • 数据手册
  • 价格&库存
LMX2336TM 数据手册
LMX2335/LMX2336/LMX2337 PLLatinum Dual Frequency Synthesizer for RF Personal Communications September 1996 LMX2335/LMX2336/LMX2337 PLLatinum™ Dual Frequency Synthesizer for RF Personal Communications LMX2335 LMX2336 LMX2337 1.1 GHz/1.1 GHz 2.0 GHz/1.1 GHz 550 MHz/550 MHz both a JEDEC SO and TSSOP 16-pin surface mount plastic package. The LMX2336 is available in a TSSOP 20-pin surface mount plastic package. Features n 2.7V to 5.5V operation n Low current consumption n Selectable powerdown mode: ICC = 1 µA (typ) n Dual modulus prescaler: 64/65 or 128/129 n Selectable charge pump TRI-STATE ® mode n Selectable charge pump current levels n Selectable FastLock™ mode General Description The LMX2335, LMX2336 and LMX2337 are monolithic, integrated dual frequency synthesizers, including two high frequency prescalers, and are designed for applications requiring two RF phase-lock loops. They are fabricated using National’s ABiC IV silicon BiCMOS process. The LMX2335/36/37 contains two dual modulus prescalers. A 64/65 or a 128/129 prescaler can be selected for each RF synthesizer. A second reference divider chain is included in the IC for improved system noise. LMX2335/36/37, which employ a digital phase locked loop technique, combined with a high quality reference oscillator and loop filters, provide the tuning voltages for voltage controlled oscillators to generate very stable low noise RF local oscillator signals. Serial data is transferred into the LMX2335/36/37 via a three wire interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX2335/36/37 feature very low current consumption; LMX2335/37 −10 mA at 3V, LMX2336 −13 mA at 3V. The LMX2335/37 are available in Applications n Cellular telephone systems (AMPS, ETACS, RCR-27) n Cordless telephone systems (DECT, ISM, PHS, CT-1+) n Personal Communication Systems (DCS-1800, PCN-1900) n Dual Mode PCS phones n CATV n Other wireless communication systems Functional Block Diagram DS012332-1 TRI-STATE ® is a registered trademark of National Semiconductor Corporation. Fastlock™, MICROWIRE™ and PLLatinum™ are trademarks of National Semiconductor Corporation. © 1999 National Semiconductor Corporation DS012332 www.national.com Connection Diagrams LMX2335/LMX2337 LMX2336 DS012332-2 Order Number LMX2335M/LMX2335TM or LMX2337M/LMX2337TM NS Package Number M16A and MTC16 DS012332-16 Order Number LMX2336TM NS Package Number MTC20 Pin Descriptions Pin No. 2335/37 1 Pin No. 2336 1 Pin Name VCC1 I/O Description Power supply voltage input for RF1 analog and RF1 digital circuits. Input may range from 2.7V to 5.5V. VCC1 must equal VCC2. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane. Power supply for RF1 charge pump. Must be ≥ VCC. O RF1 charge pump output. For connection to a loop filter for driving the input of an external VCO. LMX2335/37: Ground for RF1 analog and RF1 digital circuits. LMX2336: Ground for RF digital circuitry. I I First RF prescaler input. Small signal input from the VCO. RF1 prescaler complementary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optional with loss of some sensitivity. Ground for RF1 analog circuitry. I O O I I I Oscillator input. The input has a VCC/2 input threshold and can be driven from an external CMOS or TTL logic gate. Oscillator output. Multiplexed output of the programmable or reference dividers, lock detect signals and Fastlock mode. CMOS output (see Programmable Modes). High impedance CMOS Clock input. Data for the various latches is clocked in on the rising edge, into the 20-bit shift register. Binary serial data input. Data entered MSB first. The last two bits are the control bits. High impedance CMOS input. Load enable high impedance CMOS input. When LE goes HIGH, data stored in the shift registers is loaded into one of the 4 appropriate latches (control bit dependent). Ground for RF2 analog circuitry. I RF2 prescaler complementary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optional with loss of some sensitivity. RF2 prescaler input. Small signal input from the VCO. LMX2335/37: Ground for RF2 analog, RF2 digital, MICROWIRE™, FoLD and Oscillator circuits. LMX2336: Ground for RF2 digital, MICROWIRE, FoLD and Oscillator circuits. O RF2 charge pump output. For connection to a loop filter for driving the input of an external VCO. Power supply for RF2 charge pump. Must be ≥ VCC. 2 3 4 5 X 2 3 4 5 6 Vp1 Do1 GND fIN1 fIN1 X 6 7 8 9 10 11 X X 7 8 9 10 11 12 13 14 15 GND OSCin OSCout FoLD Clock Data LE GND fIN2 12 13 14 15 16 17 18 19 fIN2 GND Do2 Vp2 I www.national.com 2 Pin Descriptions Pin No. 2335/37 16 Pin No. 2336 20 (Continued) I/O Description Power supply voltage input for RF2 analog. RF2 digital, MICROWIRE, FoLD and Oscillator circuits. Input may range from 2.7V to 5.5V. VCC2 must equal VCC1. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane. Pin Name VCC2 Block Diagram DS012332-17 Note: VCC1 supplies power to the RF1 prescaler, N-counter, R-counter, and phase detector. VCC2 supplies power to the RF2 prescaler, N-counter, phase detector, R-counter along with the OSCin buffer, MICROWIRE, and FoLD. VCC1 and VCC2 are clamped to each other by diodes and must be run at the same voltage level. VP1 and VP2 can be run separately as long as VP ≥ VCC. LMX2335/37 Pin # → 8/10 ← LMX2336 Pin # Pin Name → FoLD X signifies a function not available 3 www.national.com Absolute Maximum Ratings (Notes 1, 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Power Supply Voltage VCC VP Voltage on Any Pin with GND = 0V (VI) Storage Temperature Range (TS) −0.3V to +6.5V −0.3V to +6.5V −0.3V to VCC +0.3V −65˚C to +150˚C Lead Temperature (solder 4 sec.) (TL) +260˚C Recommended Operating Conditions Power Supply Voltage VCC VP Operating Temperature (TA) 2.7V to 5.5V VCC to +5.5V −40˚C to +85˚C Electrical Characteristics VCC = 5.0V, Vp = 5.0V; TA = 25˚C, except as specified Symbol ICC ICC ICC Power Supply Current Parameter LMX2335/37 RF1 and RF2 LMX2335/37 RF1 only LMX2336 RF1 and RF2 LMX2336 RF1 only fIN1 fIN2 fIN1 fIN2 fIN1 fIN2 ICC-PWDN fOSC fOSC fφ PfIN 1 and Pfin 2 Phase Detector Frequency RF Input Sensitivity VCC = 3.0V, f > 100 MHz VCC = 5.0V, f > 100 MHz VCC = 2.7 to 5.5V, f > 100 MHz VOSC VIH VIL IIH IIL IIH IIL IDo-SOURCE IDo-SINK IDo-SOURCE IDo-SINK Oscillator Sensitivity High-Level Input Voltage Low-Level Input Voltage High-Level Input Current Low-Level Input Current Oscillator Input Current Oscillator Input Current Charge Pump Output Current OSCIN (Note 4) (Note 4) VIH = VCC = 5.5V (Note 4) VIL = 0V, VCC = 5.5V (Note 4) VIH = VCC = 5.5V VIL = 0V, VCC = 5.5V VDo = Vp/2, ICPo = LOW (Note 3) VDo = Vp/2, ICPo = LOW (Note 3) VDo = Vp/2, ICPo = HIGH (Note 3) VDo = Vp/2, ICPo = HIGH (Note 3) 4 Conditions VCC = 2.7V to 5.5V Value Min Typ 10 6 13 7 0.100 0.050 0.200 0.050 100 50 Max 15 8 18 11 1.1 1.1 2.0 1.1 550 550 1 5 5 −15 −10 −10 0.5 0.8 VCC 0.2 VCC −1.0 −1.0 −100 −1.25 1.25 −5.0 5.0 1.0 1.0 100 25 100 20 40 10 +4 +4 0 Units mA mA mA mA GHz GHz GHz GHz MHz MHz µA MHz MHz MHz Operating Frequency LMX2335 LMX2336 LMX2337 Powerdown Current Oscillator Frequency LMX2335/2336 LMX2337 VCC = 5.5V With resonator load on OSCout No load on OSCOUT dBm VPP V V µA µA µA µA mA mA mA mA www.national.com Electrical Characteristics Symbol IDo-TRI Charge Pump TRI-STATE CURRENT Charge Pump TRI-STATE CURRENT Parameter (Continued) VCC = 5.0V, Vp = 5.0V; TA = 25˚C, except as specified Conditions 0.5V ≤ VDo ≤ Vp − 0.5V T = 25˚C 0.5V ≤ VDo ≤ Vp − 0.5V T = 25˚C IOH = −500 µA IOL = 500 µA See Data Input Timing See Data Input Timing See Data Input Timing See Data Input Timing See Data Input Timing See Data Input Timing 50 10 50 50 50 50 VCC − 0.4 0.4 Value Min −5.0 Typ Max 5.0 Units LMX2335 LMX2336 LMX2337 nA IDo-TRI ±5 nA VOH VOL tCS ICH tCWH tCWL tES tEW High-Level Output Voltage Low-Level Output Voltage Data to Clock Setup Time Data to Clock Hold Time Clock Pulse Width High Clock Pulse Width Low Clock to Load Enable Set Up Time Load Enable Pulse Width V V ns ns ns ns ns ns Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performanced limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Note 2: This device is a high performance RF integrated circuit with an ESD rating < 2 keV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected workstations. Note 3: See PROGRAMMABLE MODES for ICPo description. Note 4: Clock, Data and LE does not include fIN1, fIN2 and OSCin. Typical Performance Characteristics ICC vs VCC LMX2335/37 ICC vs VCC LMX2336 DS012332-19 DS012332-20 5 www.national.com Typical Performance Characteristics Charge Pump Current vs Do Voltage ICP = HIGH (Continued) Charge Pump Current vs Do Voltage ICP = LOW DS012332-21 DS012332-22 LMX2335/37 Input Impedance (for SO package) VCC = 2.7V to 5.5V, fIN = 50 MHz to 1.5 GHz LMX2335/37 Input Impedance (for TSSOP package) LMX2336 Input Impedance VCC = 2.7V to 5.5V, fIN = 50 MHz to 2.5 GHz DS012332-23 Marker Marker Marker Marker 1 2 3 4 = = = = 1 GHz, Real = 94, Imaginary = −118 1.2 GHz, Real = 72, Imaginary = −88 1.5 GHz, Real = 53, Imaginary = −45 500 MHz, Real = 201, Imaginary = −224 DS012332-24 Marker Marker Marker Marker 1 2 3 4 = = = = 1 GHz, Real = 97, Imaginary = −146 1.89 GHz, Real = 43, Imaginary = −67 2.5 GHz, Real = 30, Imaginary = −33 500 MHz, Real = 189, Imaginary = −233 www.national.com 6 Typical Performance Characteristics IDo TRI-STATE vs Do Voltage (Continued) LMX2335/37 RF1 Sensitivity vs Frequency DS012332-26 DS012332-25 LMX2335/37 RF2 Sensitivity vs Frequency LMX2336 RF1 Sensitivity vs Frequency DS012332-27 DS012332-28 LMX2336 RF2 Sensitivity vs Frequency Oscillator Input Sensitivity vs Frequency DS012332-29 DS012332-30 7 www.national.com Functional Description The simplified block diagram below shows the 22-bit data register, two 15-bit R Counters and two 18-bit N Counters (intermediate latches are not shown). The data stream is clocked (on the rising edge of Clock) into the DATA register, MSB first. The data stored in the shift register is loaded into one of the 4 appropriate latches on the rising edge of LE. The last two bits are the Control Bits. The DATA is transferred into the counters as follows: Control Bits C1 0 0 1 1 C2 0 1 0 1 RF2 R Counter RF1 R Counter RF2 N Counter RF1 N Counter DATA Location DS012332-1 PROGRAMMABLE REFERENCE DIVIDERS (RF1 AND RF2 R COUNTERS) If the Control Bits are 00 or 01 (00 for RF2 and 01 for RF1) data is transferred from the 22-bit shift register into a latch which sets the 15-bit R Counter. Serial data format is shown below. DS012332-4 15-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER) Divide R R R R R R R R R R R R R R R Ratio 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 • 32767 • 1 • 1 • 1 • 1 • 1 • 1 ••••••••• 111111111 Notes: Divide ratios less than 3 are prohibited. Divide ratio: 3 to 32767 R1 to R15: These bits select the divide ratio of the programmable reference divider. Data is shifted in MSB first. www.national.com 8 Functional Description (Continued) PROGRAMMABLE DIVIDER (N COUNTER) Each N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bits are 10 or 11 (10 for RF2 counter and 11 for RF1 counter) data is transferred from the 20-bit shift register into a 7-bit latch (which sets the Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter), MSB first. Serial data format is shown below. DS012332-5 7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER) Divide Ratio A 0 1 N 7 0 0 N 6 0 0 N 5 0 0 N 4 0 0 N 3 0 0 N 2 0 0 N 1 0 1 • 127 • 1 • 1 • 1 • 1 • 1 • 1 • 1 Notes: Divide ratio: 0 to 127 B≥A A
LMX2336TM 价格&库存

很抱歉,暂时无法提供与“LMX2336TM”相匹配的价格&库存,您可以联系我们找货

免费人工找货