LP2966EP

LP2966EP Enhanced Plastic Dual 150mA Ultra Low-Dropout Regulator May 2004 LP2966EP Enhanced Plastic Dual 150mA Ultra Low-Dropout Regulator General Description The LP2966EP dual ultra low-dropout (LDO) regulator operates from a +2.70V to +7.0V input supply. Each output delivers 150mA over full temperature range. The IC operates with extremely low drop-out voltage and quiescent current, which makes it very suitable for battery powered and portable applications. Each LDO in the LP2966EP has independent shutdown capability. The LP2966EP provides low noise performance with low ground pin current in an extremely small MSOP-8 package (refer to package dimensions and connection diagram for more information on MSOP-8 package). A wide range of preset voltage options are available for each output. In addition to the voltage combinations listed in the ordering information table, many more are available upon request with minimum orders. In all, 256 voltage combinations are possible. ENHANCED PLASTIC • Extended Temperature Performance of −40˚C to +125˚C • Baseline Control - Single Fab & Assembly Site • Process Change Notification (PCN) • Qualification & Reliability Data • Solder (PbSn) Lead Finish is standard Shutdown Mode: Less than 1µA quiescent current when both shutdown pins are pulled low. Error Flag: Open drain output, goes low when the corresponding output drops 10% below nominal. Precision Output Voltage: Multiple output voltage options available ranging from 1.8V to 5.0V with a guaranteed accuracy of ± 1% at room temperature. Features Ultra low drop-out voltage Low ground pin current < 1µA quiescent current in shutdown mode Independent shutdown of each LDO regulator Output voltage accuracy ± 1% Guaranteed 150mA output current at each output Low output noise Error Flags indicate status of each output Available in MSOP-8 surface mount packages Low output capacitor requirements (1µF) Operates with Low ESR ceramic capacitors in most applications n Over temperature/over current protection n n n n n n n n n n n • Enhanced Diminishing Manufacturing Sources (DMS) Support Applications n GPS systems n Selected Military Applications n Selected Avionics Applications Key Specifications Dropout Voltage: Varies linearly with load current. Typically 0.9 mV at 1mA load current and 135mV at 150mA load current. Ground Pin Current: Typically 300µA at 1mA load current and 340µA at 100mA load current (with one shutdown pin pulled low). Ordering Information PART NUMBER LP2966MX3325EP (Note 1) (Note 2) VID PART NUMBER V62/04638-01 TBD NS PACKAGE NUMBER (Note 3) MUA08A TBD LP2966MM1830EP, LP2966MM3325EP, LP2966MX1830EP, LP2966MX3333EP, an "X" are in Rails. Note 1: For the following (Enhanced Plastic) versions, check for availability: LP2966MM1818EP, LP2966MM1828EP, LP2966MM1833EP, LP2966MM2518EP, LP2966MM2525EP, LP2966MM2828EP, LP2966MM2830EP, LP2966MM3030EP, LP2966MM3333EP, LP2966MM3336EP, LP2966MM3636EP, LP2966MM5050EP, LP2966MX1818EP, LP2966MX1828EP, LP2966MX1833EP, LP2966MX2518EP, LP2966MX2525EP, LP2966MX2828EP, LP2966MX2830EP, LP2966MX3030EP, LP2966MX3336EP, LP2966MX3636EP, LP2966MX5050EP. Parts listed with an "X" are provided in Tape & Reel and parts without Note 2: FOR ADDITIONAL ORDERING AND PRODUCT INFORMATION, PLEASE VISIT THE ENHANCED PLASTIC WEB SITE AT: www.national.com/ mil Note 3: Refer to package details under Physical Dimensions © 2004 National Semiconductor Corporation DS200993 www.national.com LP2966EP Enhanced Plastic Typical Application Circuit 20099330 *SD1 and SD2 must be actively terminated through a pull up resistor. Tie to VIN if not used. **ERROR1 and ERROR2 are open drain outputs. These pins must be connected to ground if not used. # Minimum output capacitance is 1µF to insure stability over full load current range. More capacitance improves superior dynamic performance and provides additional stability margin. Block Diagram 20099331 www.national.com 2 LP2966EP Enhanced Plastic Connection Diagram 20099332 Top View Mini SO-8 Package 8-Lead Small Outline Integrated Circuit (SOIC) Package Code: MUA08A Pin Descriptions Pin 1 2 3 4 5 6 7 8 VIN SD1 SD2 GND ERROR2 ERROR1 VOUT2 VOUT1 Name Input Supply pin Active low shutdown pin for output 1 Active low shutdown pin for output 2 Ground Error flag for output 2 - Normally high impedance, should be connected to ground if not used. Error flag for output 1 - Normally high impedance, should be connected to ground if not used. Output 2 Output 1 Function 3 www.national.com LP2966EP Enhanced Plastic Absolute Maximum Ratings (Note 4) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Storage Temperature Range Lead Temp. (Soldering, 5 sec.) Power Dissipation (Note 5) ESD Rating (Note 6) Input Supply Voltage (Survival) Shutdown Input Voltage (Survival) Maximum Voltage for ERROR Pins IOUT (Survival) −65 to +150˚C 260˚C Internally Limited 2kV −0.3V to 7.5V −0.3V to (Vin + 0.3V) 10V Short Circuit Protected Output Voltage (Survival)(Note 9), (Note 10) −0.3V to (Vin + 0.3V) Operating Ratings (Note 4) Input Supply Voltage Shutdown Input Voltage Operating Junction Temperature Range Maximum Voltage for ERROR pins 2.7V to 7.0V −0.3V to (Vin + 0.3V) −40˚C to +125˚C 10V Electrical Characteristics Limits in standard typeface are for Tj = 25˚C, and limits in boldface type apply over the full operating junction temperature range. Unless otherwise specified, VIN = VO(NOM) + 1V, (Note 19), COUT = 1µF, IOUT = 1mA, CIN = 1µF, VSD1 = VSD2 = VIN. Symbol Vo (Note 16) Parameter Output Voltage Tolerance Conditions VOUT + 1V < VIN < 7.0V 1mA < IL < 100mA ∆VO/∆VIN (Note 11) (Note 16) ∆VO/∆IOUT ∆VO2/∆IOUT1 VIN -VOUT Typ (Note 7) 0.0 0.0 LP2966IMMEP (Note 8) Min −1 -3 −1.5 -3.5 Output Voltage Line Regulation Output Voltage Load Regulation (Note 12) Output Voltage Cross Regulation (Note 13) Dropout Voltage (Note 15) 1mA < IL < 100mA (Note 12) 1mA < IL1 < 100mA (Note 13) IL = 1mA IL = 100mA IL = 150mA IGND(1,0)(Note 21) Ground Pin Current (One LDO On) IL = 1mA VSD2 ≤ 0.1V, VSD1= VIN IL = 100mA VSD2 ≤ 0.1V, VSD1= VIN IGND(1,1) Ground Pin Current (Both LDOs On) IL = 1mA IL = 100mA IGND(0,0) IO(PK) Ground Pin Current in Shutdown Mode Peak Output Current VSD1= VSD2 ≤ 0.1V (Note 5) VOUT≥ VOUT(NOM)- 5% (Note 5), (Note 17) 340 420 0.006 500 350 150 450 500 540 600 0.3 10 µA mA µA 340 0.1 Max 1 3 1.5 3.5 Unit %VNOM %VNOM mV/V 0.1 0.0004 0.9 90 135 300 2.0 3.0 130 180 195 270 mV/mA mV/mA mV µA Short Circuit Foldback Protection IFB Short Circuit Foldback Knee Shutdown Threshold 600 mA Over Temperature Protection Tsh(t) 165 ˚C www.national.com 4 LP2966EP Enhanced Plastic Electrical Characteristics (Continued) Limits in standard typeface are for Tj = 25˚C, and limits in boldface type apply over the full operating junction temperature range. Unless otherwise specified, VIN = VO(NOM) + 1V, (Note 19), COUT = 1µF, IOUT = 1mA, CIN = 1µF, VSD1 = VSD2 = VIN. Symbol Parameter Thermal Shutdown Hysteresis Shutdown Threshold (Note 18) Turn-off Delay (Note 20) Turn-on Delay (Note 20) SD Input Current Output = Low Output = High IL = 100 mA IL = 100 mA VSD = VIN VSD = 0 V Conditions Typ (Note 7) 25 LP2966IMMEP (Note 8) Min Max Unit ˚C Tsh(h) Shutdown Input VSDT TdOFF TdON ISD 0 VIN 20 25 1 1 10 5 2 VIN - 0.1 0.1 V µsec µsec nA Error Flag Comparators VT VTH VERR(Sat) IEF(leak) I(EFsink) AC Parameters PSRR Ripple Rejection VIN = VOUT + 1V, f = 120Hz, VOUT = 3.3V VIN = VOUT + 0.3V, f = 120Hz, VOUT = 3.3V ρn(1/f) en Output Noise Density Output Noise Voltage (rms) f =120Hz BW = 10Hz − 100kHz, COUT = 10µF BW = 300Hz − 300kHz, COUT = 10µF 60 40 1 150 100 µV(rms) dB Threshold (output goes high to low) Threshold Hysteresis (Note 14) Error Flag Saturation Error Flag Pin Leakage Current Error Flag Pin Sink Current IFsink = 100µA 0.015 1 1 0.1 V nA mA 16 8 % % (Note 14) 5 µV/√Hz Note 4: Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see Electrical characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Note 5: At elevated temperatures, devices must be derated based on package thermal resistance. The device in the surface-mount package must be derated at θjA = 235˚C/W, junction-to-ambient. Please refer to the applications section on maximum current capability for further information. The device has internal thermal protection. Note 6: The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. Note 7: : Typical numbers are at 25˚C and represent the most likely parametric norm. Note 8: : Limits are 100% production tested at 25˚C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate National’s Averaging Outgoing Quality Level (AOQL). Note 9: If used in a dual-supply system where the regulator load is returned to a negative supply, the LP2966EP output must be diode-clamped to ground. Note 10: The output PMOS structure contains a diode between the VIN and VOUT terminals that is normally reverse-biased. Reversing the polarity from VIN and VOUT will turn on this diode. Note 11: Output voltage line regulation is defined as the change in output voltage from the nominal value due to change in input line voltage. Note 12: Output voltage load regulation is defined as the change in output voltage from the nominal value when the load current changes from 1mA to 100mA. Note 13: Output voltage cross regulation is defined as the percentage change in the output voltage from the nominal value at one output when the load current changes from 1mA to full load in the other output. This is an important parameter in multiple output regulators. The specification for ∆VO1/∆IOUT2 is equal to the specification for ∆VO2/∆IOUT1. Note 14: Error Flag threshold and hysteresis are specified as the percentage below the regulated output voltage. Note 15: Dropout voltage is defined as the input to output differential at which the output voltage drops 100mV below the nominal value. Drop-out voltage specification applies only to output voltages greater than 2.7V. For output voltages below 2.7V, the drop-out voltage is nothing but the input to output differential, since the minimum input voltage is 2.7V. 5 www.national.com LP2966EP Enhanced Plastic Electrical Characteristics (Continued) Note 16: Output voltage tolerance specification also includes the line regulation and load regulation. Note 17: LP2966EP has fold back current limited short circuit protection. The knee is the current at which the output voltage drops 10% below the nominal value. Note 18: VSDT is the shutdown pin voltage threshold below which the output is disabled. Note 19: The condition VIN = VO(NOM) + 1V applies when Vout1 = Vout2. If Vout1 ≠ Vout2, then this condition would apply to the output which is greater in value. As an example, if Vout1 = 3.3V and Vout2 = 5V, then the condition VIN = VO(NOM)+ 1V would apply to Vout2 only. Note 20: Turn-on delay is the time interval between the low to high transition on the shutdown pin to the output voltage settling to within 5% of the nominal value. Turn-off delay is the time interval between the high to low transition on the shutdown pin to the output voltage dropping below 50% of the nominal value. The external load impedance influences the output voltage decay in shutdown mode. Note 21: The limits for the ground pin current specification, IGND(0,1) will be same as the limits for the specification, IGND(1,0). www.national.com 6 LP2966EP Enhanced Plastic Typical Performance Characteristics Unless otherwise specified, VIN =VO(NOM) + 1V, VOUT= 3.3V, COUT =1µF, IOUT = 1mA, CIN =1µF, VSD1 = VSD2 = VIN, and TA = 25˚C. Ground Pin Current vs Supply Voltage (one LDO on) Ground Pin Current vs Supply Voltage (both LDOs on) 20099301 20099302 Ground Pin Current vs Load Current over temperature (one LDO on) Ground Pin Current vs Load Current over temperature (both LDOs on) 20099303 20099304 Output Voltage vs Temperature Drop-out Voltage vs Temperature 20099305 20099306 7 www.national.com LP2966EP Enhanced Plastic Typical Performance Characteristics Unless otherwise specified, VIN =VO(NOM) + 1V, VOUT= 3.3V, COUT =1µF, IOUT = 1mA, CIN =1µF, VSD1 = VSD2 = VIN, and TA = 25˚C. (Continued) Input Voltage vs Output Voltage Ground Pin Current vs Shutdown Pin Voltage 20099307 20099308 Ground Pin Current vs Input Voltage (Both LDOs off) Short-Circuit Foldback Protection 20099309 20099310 Line Transient Response (COUT = 2.2µF, IOUT = 1mA) Line Transient Response (COUT = 2.2µF, IOUT = 1mA) 20099318 20099319 www.national.com 8 LP2966EP Enhanced Plastic Typical Performance Characteristics Unless otherwise specified, VIN =VO(NOM) + 1V, VOUT= 3.3V, COUT =1µF, IOUT = 1mA, CIN =1µF, VSD1 = VSD2 = VIN, and TA = 25˚C. (Continued) Line Transient Response (COUT = 2.2µF, IOUT = 100mA) Line Transient Response (COUT = 2.2µF, IOUT = 100mA) 20099320 20099321 Line Transient Response (COUT = 10µF, IOUT = 1mA) Line Transient Response (COUT = 10µF, IOUT = 1mA) 20099322 20099323 Line Transient Response (COUT = 10µF, IOUT = 100mA) Line Transient Response (COUT = 10µF, IOUT = 100mA) 20099325 20099324 9 www.national.com LP2966EP Enhanced Plastic Typical Performance Characteristics Unless otherwise specified, VIN =VO(NOM) + 1V, VOUT= 3.3V, COUT =1µF, IOUT = 1mA, CIN =1µF, VSD1 = VSD2 = VIN, and TA = 25˚C. (Continued) Load Transient Response (COUT = 2.2µF) Load Transient Response (COUT = 10µF) 20099326 20099327 Load Transient Response (COUT = 10µF) Load Transient Response (COUT = 2.2µF) 20099328 20099329 Cross-Channel Isolation vs Frequency (IOUT1 =1mA, IOUT2 = 1mA) Cross-Channel Isolation vs Frequency (IOUT1 = IOUT2 = 100mA) 20099315 20099316 www.national.com 10 LP2966EP Enhanced Plastic Typical Performance Characteristics Unless otherwise specified, VIN =VO(NOM) + 1V, VOUT= 3.3V, COUT =1µF, IOUT = 1mA, CIN =1µF, VSD1 = VSD2 = VIN, and TA = 25˚C. (Continued) Output Voltage Cross-Coupling Output Noise Density 20099313 20099314 Power Supply Ripple Rejection Peak Output Current vs Temperature 20099317 20099341 11 www.national.com LP2966EP Enhanced Plastic Applications Information INPUT CAPACITOR SELECTION LP2966EP requires a minimum input capacitance of 1µF between the input and ground pins to prevent any impedance interactions with the supply. This capacitor should be located very close to the input pin. This capacitor can be of any type such as ceramic, tantalum, or aluminium. Any good quality capacitor which has good tolerance over temperature and frequency is recommended. OUTPUT CAPACITOR SELECTION The LP2966EP requires a minimum of 1µF capacitance on each output for proper operation. To insure stability, this capacitor should maintain its ESR (equivalent series resistance) in the stable region of the ESR curves (Figure 1 and Figure 2 over the full operating temperature range of the application. The output capacitor should have a good tolerance over temperature, voltage, and frequency. The output capacitor can be increased without limit. Larger capacitance provides better stability and noise performance. The output capacitor should be connected very close to the Vout pin of the IC. lot with temperature, voltage, and frequency. So while using Tantalum capacitors, it should be ensured that the ESR is within the limits for stability over the full operating temparature range. For output voltages greater than 2.5V, good quality ceramic capacitors (such as the X7R series from Taiyoyuden) can also be used with LP2966EP in applications not requiring light load operation ( < 5mA for the 5V output option). Once again, it should be ensured that the capacitance value and the ESR are within the limits for stability over the full operating temperature range. The ESRD Series Polymer Aluminium Electrolytic capacitors from Cornell Dubilier are very stable over temperature and frequency. The excellent capacitance and ESR tolerance of these capacitors over voltage, temperature and frequency make these capacitors very suitable for use with LDO regulators. OUTPUT NOISE Noise is specified in two waysSpot Noise or Output noise density is the RMS sum of all noise sources, measured at the regulator output, at a specific frequency (measured with a 1Hz bandwidth). This type of noise is usually plotted on a curve as a function of frequency. Total output Noise or Broad-band noise is the RMS sum of spot noise over a specified bandwidth, usually several decades of frequencies. Attention should be paid to the units of measurement. Spot noise is measured in units µV/√Hz or nV/√Hz and total output noise is measured in µV(rms). The primary source of noise in low-dropout regulators is the internal reference. In CMOS regulators, noise has a low frequency component and a high frequency component, which storngly depend on the silicon area and quiescent current. Noise can be reduced in two ways: by increasing the transistor area or by increasing the current drawn by the internal reference. Increasing the area will increase the die size and decreases the chance of fitting the die into a small package. Increasing the current drawn by the internal reference increases the total supply current (ground pin current) of the IC. Using an optimized trade-off of ground pin current and die size, LP2966EP achieves low noise performance with low quiescent current in an MSOP-8 package. SHORT-CIRCUIT FOLDBACK PROTECTION In the presence of a short or excessive load current condition, the LP2966EP uses an internal short circuit foldback mechanism that regulates the maximum deliverable output current. A strong negative temperature coefficient is designed into the circuit to enable extremely higher peak output current capability (in excess of 400mA per output at room temperature, see typical curves). Thus, a system designer using the LP2966EP can achieve higher peak output current capability in applications where the LP2966EP internal junction temperature is kept below 125˚C. Refer to the applications section on calculating the maximum output current capability of the LP2966EP for your application. 20099311 FIGURE 1. ESR Curve for VOUT = 5V and COUT = 2.2µF 20099312 FIGURE 2. ESR Curve for VOUT = 3.3V and COUT = 2.2µF LP2966EP works best with Tantalum capacitors. However, the ESR and the capcitance value of these capacitors vary a www.national.com 12 ERROR FLAG OPERATION The LP2966EP produces a logic low signal at the Error Flag pin (ERROR) when the corresponding output drops out of regulation due to low input voltage, current limiting, or thermal limiting. This flag has a built in Hysteresis. The timing diagram in Figure 3 shows the relationship between the LP2966EP Enhanced Plastic Applications Information (Continued) ERROR and the output voltage. In this example, the input voltage is changed to demonstrate the functionality of the Error Flag. 20099335 FIGURE 3. Error Flag Operation The internal error flag comparators have open drain output stages. Hence, the ERROR pins should be pulled high through a pull up resistor. Although the ERROR pin can sink current of 1mA, this current adds to the battery drain. Hence, the value of the pull up resistor should be in the range of 100kΩ to 1MΩ. The ERROR pins must be connected to ground if this function is not used. It should also be noted that when the shutdown pins are pulled low, the ERROR pins are forced to be invalid for reasons of saving power in shutdown mode. SHUTDOWN OPERATION The two LDO regulators in the LP2966EP have independent shutdown. A CMOS Logic level signal at the shutdown( SD) pin will turn-off the corresponding regulator. Pins SD1 and SD2 must be actively terminated through a 100kΩ pull-up resistor for a proper operation. If these pins are driven from a source that actively pulls high and low (such as a CMOS rail to rail comparator), the pull-up resistor is not required. These pins must be tied to Vin if not used. DROP-OUT VOLTAGE The drop-out voltage of a regulator is defined as the minimum input-to-output differential required to stay within 100mV of the output voltage measured with a 1V differential. The LP2966EP uses an internal MOSFET with an Rds(on) of 1Ω. For CMOS LDOs, the drop-out voltage is the product of the load current and the Rds(on) of the internal MOSFET. REVERSE CURRENT PATH The internal MOSFET in the LP2966EP has an inherent parasitic diode. During normal operation, the input voltage is higher than the output voltage and the parasitic diode is reverse biased. However, if the output is pulled above the input in an application, then current flows from the output to the input as the parasitic diode gets forward biased. The output can be pulled above the input as long as the current in the parasitic diode is limited to 150mA. MAXIMUM OUTPUT CURRENT CAPABILITY Each output in the LP2966EP can deliver a current of more than 150mA over the full operating temperature range. However, the maximum output current capability should be derated by the junction temperature. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. The LP2966EP is available in MSOP-8 package. This package has a junction to ambient temperature coefficient (θja) of 235 ˚C/W with minimum amount of copper area. The total power dissipation of the device is approximately given by: PD = (Vin - VOUT1)IOUT1 + (Vin-VOUT2)IOUT2 The maximum power dissipation, PDmax, that the device can tolerate can be calculated by using the formula PDmax = (Tjmax - TA)/θja where Tjmax is the maximum specified junction temperature (125˚C), and TA is the ambient temperature. The following figures show the variation of thermal coefficient with different layout scenarios. 13 www.national.com LP2966EP Enhanced Plastic Applications Information (Continued) 20099336 FIGURE 4. 20099339 FIGURE 7. 20099337 FIGURE 5. 20099340 FIGURE 8. 20099338 FIGURE 6. www.national.com 14 LP2966EP Enhanced Plastic Dual 150mA Ultra Low-Dropout Regulator Physical Dimensions unless otherwise noted inches (millimeters) Mini SO-8 Package Type MM For Ordering, Refer to Ordering Information Table NS Package Number MUA08A LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. BANNED SUBSTANCE COMPLIANCE National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ‘‘Banned Substances’’ as defined in CSP-9-111S2. National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 www.national.com National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.