MM74HC245A

MM54HC245A MM74HC245A Octal TRI-STATE Transceiver January 1988 MM54HC245A MM74HC245A Octal TRI-STATE Transceiver General Description This TRI-STATE bidirectional buffer utilizes advanced silicon-gate CMOS technology and is intended for two-way asynchronous communication between data buses It has high drive current outputs which enable high speed operation even when driving large bus capacitances This circuit possesses the low power consumption and high noise immunity usually associated with CMOS circuitry yet has speeds comparable to low power Schottky TTL circuits This device has an active low enable input G and a direction control input DIR When DIR is high data flows from the A inputs to the B outputs When DIR is low data flows from the B inputs to the A outputs The MM54HC245A MM74HC245A transfers true data from one bus to the other This device can drive up to 15 LS-TTL Loads and does not have Schmitt trigger inputs All inputs are protected from damage due to static discharge by diodes to VCC and ground Features Y Y Y Y Y Y Typical propagation delay 13 ns Wide power supply range 2 – 6V Low quiescent current 80 mA maximum (74 HC) TRI-STATE outputs for connection to bus oriented systems High output drive 6 mA (minimum) Same as the ’645 Connection Diagram Dual-In-Line Package TL F 5165 – 1 Top View Order Number MM54HC245A or MM74HC245A Truth Table Control Inputs G L L H DIR L H X B data to A bus A data to B bus Isolation Operation H e high level L e low level X e irrelevant TRI-STATE is a registered trademark of National Semiconductor Corp C1995 National Semiconductor Corporation TL F 5165 RRD-B30M105 Printed in U S A Absolute Maximum Ratings (Notes 1 2) Operating Conditions Supply Voltage (VCC) DC Input or Output Voltage (VIN VOUT) Operating Temp Range (TA) MM74HC MM54HC Input Rise Fall Times VCC e 2 0V (tr tf) VCC e 4 5V VCC e 6 0V Min 2 0 b 40 b 55 If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications b 0 5 to a 7 0V Supply Voltage (VCC) DC Input Voltage DIR and G pins (VIN) b1 5 to VCC a 1 5V b 0 5 to VCC a 0 5V DC Input Output Voltage (VIN VOUT) g 20 mA Clamp Diode Current (ICD) g 35 mA DC Output Current per pin (IOUT) g 70 mA DC VCC or GND Current per pin (ICC) b 65 C to a 150 C Storage Temperature Range (TSTG) Power Dissipation (PD) (Note 3) 600 mW S O Package only 500 mW Lead Temp (TL) (Soldering 10 seconds) 260 C Max 6 VCC a 85 a 125 Units V V C C ns ns ns 1000 500 400 DC Electrical Characteristics Symbol Parameter (Note 4) TA e 25 C Typ 74HC 54HC TA eb40 to 85 C TA eb55 to 125 C Units Guaranteed Limits 15 3 15 42 05 1 35 18 20 45 60 42 57 0 0 0 02 02 19 44 59 3 98 5 48 01 01 01 0 26 0 26 g0 1 Conditions VCC 2 0V 4 5V 6 0V 2 0V 4 5V 6 0V VIH Minimum High Level Input Voltage Maximum Low Level Input Voltage Minimum High Level Output Voltage VIN e VIH or VIL lIOUTl s20 mA 15 3 15 42 05 1 35 18 19 44 59 3 84 5 34 01 01 01 0 33 0 33 g1 0 15 3 15 42 05 1 35 18 19 44 59 37 52 01 01 01 04 04 g1 0 V V V V V V V V V V V V V V V V mA mA mA VIL VOH 2 0V 4 5V 6 0V 4 5V 6 0V 2 0V 4 5V 6 0V 4 5V 6 0V 6 0V VIN e VIH or VIL lIOUTl s6 0 mA lIOUTl s7 8 mA VOL Maximum Low Level Output Voltage VIN e VIH or VIL lIOUTl s20 mA VIN e VIH or VIL lIOUTl s6 0 mA lIOUTl s7 8 mA IIN IOZ ICC Input Leakage Current (G and DIR) VIN e VCC to GND Maximum TRI-STATE Output VOUT e VCC or GND 6 0V Leakage Current Enable G e VIH Maximum Quiescent Supply Current VIN e VCC or GND IOUT e 0 mA 6 0V g0 5 g5 0 g 10 80 80 160 Note 1 Maximum Ratings are those values beyond which damage to the device may occur Note 2 Unless otherwise specified all voltages are referenced to ground Note 3 Power Dissipation temperature derating plastic ‘‘N’’ package b 12 mW C from 65 C to 85 C ceramic ‘‘J’’ package b 12 mW C from 100 C to 125 C Note 4 For a power supply of 5V g 10% the worst case output voltages (VOH and VOL) occur for HC at 4 5V Thus the 4 5V values should be used when designing with this supply Worst case VIH and VIL occur at VCC e 5 5V and 4 5V respectively (The VIH value at 5 5V is 3 85V ) The worst case leakage current (IIN ICC and IOZ) occur for CMOS at the higher voltage and so the 6 0V values should be used VIL limits are currently tested at 20% of VCC The above VIL specification (30%) of VCC) will be implemented no later than Q1 CY’89 O e VIL 2 AC Electrical Characteristics Symbol tPHL tPLH tPZH tPZL tPHZ tPLZ Parameter Maximum Propagation Delay Maximum Output Enable Time Maximum Output Disable Time VCC e 5V TA e 25 C tr e tf e 6 ns Typ 12 24 18 Guaranteed Limit 17 35 25 Units ns ns ns Conditions CL e 45 pF RL e 1 kX CL e 45 pF RL e 1 kX CL e 5 pF AC Electrical Characteristics Symbol Parameter VCC e 2 0V to 6 0V CL e 50 pF tr e tf e 6 ns (unless otherwise specified) VCC 2 0V 2 0V 4 5V 4 5V 6 0V 6 0V TA e 25 C Typ 74HC TA eb40 to 85 C 54HC TA eb55 to 125 C Units Conditions Guaranteed Limits 90 96 18 22 15 19 113 116 23 28 19 23 135 128 27 33 23 28 ns ns ns ns ns ns tPHL tPLH Maximum Propagation Delay CL e 50 pF CL e 150 pF CL e 50 pF CL e 150 pF CL e 50 pF CL e 150 pF 31 41 13 17 11 14 tPZH tPZL Maximum Output Enable Time RL e 1 kX CL e 50 pF CL e 150 pF CL e 50 pF CL e 150 pF CL e 50 pF CL e 150 pF 2 0V 2 0V 4 5V 4 5V 6 0V 6 0V 2 0V 4 5V 6 0V 2 0V 4 5V 6 0V 71 81 26 31 21 25 39 20 18 20 6 5 50 5 5 15 10 20 10 20 10 20 190 240 38 48 32 41 135 27 23 60 12 10 240 300 48 60 41 51 169 34 29 75 15 13 285 360 57 72 48 61 203 41 34 90 18 15 ns ns ns ns ns ns ns ns ns ns ns ns pF pF pF pF tPHZ tPLZ tTLH tTHL Maximum Output Disable Time Output Rise and Fall Time RL e 1 kX CL e 50 pF CL e 50 pF CPD CIN CIN OUT Power Dissipation Capacitance (Note 5) Maximum Input Capacitance Maximum Input Output Capacitance A or B G e VIL G e VIH Note 5 CPD determines the no load dynamic power consumption PD e CPD VCC2 f a ICC VCC and the no load dynamic current consumption IS e CPD VCC f a ICC 3 Logic Diagram TL F 5165 – 2 4 Physical Dimensions inches (millimeters) Order Number MM54HC245A or MM74HC245A NS Package J20A 5 MM54HC245A MM74HC245A Octal TRI-STATE Transceiver Physical Dimensions inches (millimeters) (Continued) Order Number MM74HC245A NS Package N20A LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION As used herein 1 Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user National Semiconductor Corporation 1111 West Bardin Road Arlington TX 76017 Tel 1(800) 272-9959 Fax 1(800) 737-7018 2 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness National Semiconductor Europe Fax (a49) 0-180-530 85 86 Email cnjwge tevm2 nsc com Deutsch Tel (a49) 0-180-530 85 85 English Tel (a49) 0-180-532 78 32 Fran ais Tel (a49) 0-180-532 93 58 Italiano Tel (a49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd 13th Floor Straight Block Ocean Centre 5 Canton Rd Tsimshatsui Kowloon Hong Kong Tel (852) 2737-1600 Fax (852) 2736-9960 National Semiconductor Japan Ltd Tel 81-043-299-2309 Fax 81-043-299-2408 National does not assume any responsibility for use of any circuitry described no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications