0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
74ALVCH16244DL,118

74ALVCH16244DL,118

  • 厂商:

    NXP(恩智浦)

  • 封装:

    SSOP48

  • 描述:

    BUS DRIVER, ALVC/VCX/A SERIES, 4

  • 数据手册
  • 价格&库存
74ALVCH16244DL,118 数据手册
INTEGRATED CIRCUITS DATA SHEET 74ALVC16244; 74ALVCH16244 2.5 V/3.3 V 16-bit buffer/line driver (3-state) Product specification Supersedes data of 1998 Jun 29 2003 May 14 Philips Semiconductors Product specification 2.5 V/3.3 V 16-bit buffer/line driver (3-state) 74ALVC16244; 74ALVCH16244 FEATURES DESCRIPTION • Wide supply voltage range from 1.2 to 3.6 V The 74ALVC16244; 74ALVCH16244 is a 16-bit non-inverting buffer/line driver with 3-state outputs. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit buffer. The 3-state outputs are controlled by the output enable inputs 1OE, 2OE, 3OE and 4OE. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state. • CMOS low power consumption • MultiByte flow-through standard pin-out architecture • Low inductance multiple VCC and GND pins for minimum noise and ground bounce • Direct interface with TTL levels • Bus hold on data inputs (74ALVCH16244 only) The 74ALVCH16244 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors. • Output drive capability 50 Ω transmission lines at 85 °C • Current drive ±24 mA at 3.0 V • Complies with JEDEC standard no. 8-1 A The 74ALVC16244 has 5 V tolerant inputs. • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V. QUICK REFERENCE DATA GND = 0 V; Tamb = 25 °C; tr = tf ≤ 2.5 ns SYMBOL tPHL/tPLH PARAMETERS propagation delay nAn to nYn CI input capacitance CPD power dissipation capacitance per buffer CONDITIONS UNIT VCC = 2.5 V; CL = 30 pF 1.9 ns VCC = 3.3 V; CL = 50 pF 1.9 ns 5.0 pF outputs enabled 25 pF outputs disabled 4 pF notes 1 and 2 Notes 1. CPD is used to determine the dynamic power dissipation (PD in µW). PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where: fi = input frequency in MHz; fo = output frequency in MHz; CL = output load capacitance in pF; VCC = supply voltage in Volts; N = total load switching outputs; Σ(CL × VCC2 × fo) = sum of the outputs. 2. The condition is VI = GND to VCC. 2003 May 14 TYPICAL 2 Philips Semiconductors Product specification 2.5 V/3.3 V 16-bit buffer/line driver (3-state) 74ALVC16244; 74ALVCH16244 FUNCTION TABLE See note 1 INPUT OUTPUT nOE nAn nYn L L L L H H H X Z Note 1. H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state. ORDERING INFORMATION PACKAGE TYPE NUMBER TEMPERATURE RANGE PINS PACKAGE MATERIAL CODE 74ALVC16244DL −40 °C to +85 °C 48 SSOP48 plastic SOT370-1 74ALVCH16244DL −40 °C to +85 °C 48 SSOP48 plastic SOT370-1 74ALVC16244DGG −40 °C to +85 °C 48 TSSOP48 plastic SOT362-1 74ALVCH16244DGG −40 °C to +85 °C 48 TSSOP48 plastic SOT362-1 2003 May 14 3 Philips Semiconductors Product specification 2.5 V/3.3 V 16-bit buffer/line driver (3-state) 74ALVC16244; 74ALVCH16244 PINNING PIN PIN SYMBOL SYMBOL DESCRIPTION DESCRIPTION 25 3OE output enable input (active LOW) 1 1OE output enable input (active LOW) 26 4A3 data input 2 1Y0 data output 27 4A2 data input 3 1Y1 data output 28 GND ground (0 V) 4 GND ground (0 V) 29 4A1 data input 5 1Y2 data output 30 4A0 data input 6 1Y3 data output 31 VCC supply voltage 7 VCC supply voltage 32 3A3 data input 8 2Y0 data output 33 3A2 data input 9 2Y1 data output 34 GND ground (0 V) 10 GND ground (0 V) 35 3A1 data input 11 2Y2 data output 36 3A0 data input 12 2Y3 data output 37 2A3 data input 13 3Y0 data output 38 2A2 data input 14 3Y1 data output 39 GND ground (0 V) 15 GND ground (0 V) 40 2A1 data input 16 3Y2 data output 41 2A0 data input 17 3Y3 data output 42 VCC supply voltage 18 VCC supply voltage 43 1A3 data input 19 4Y0 data output 44 1A2 data input 20 4Y1 data output 45 GND ground (0 V) 21 GND ground (0 V) 46 1A1 data input 22 4Y2 data output 47 1A0 data input 23 4Y3 data output 48 2OE output enable input (active LOW) 24 4OE output enable input (active LOW) 2003 May 14 4 Philips Semiconductors Product specification 2.5 V/3.3 V 16-bit buffer/line driver (3-state) 74ALVC16244; 74ALVCH16244 handbook, halfpage 1OE 1 48 2OE 1Y0 2 47 1A0 1Y1 3 46 1A1 handbook,47 halfpage 2 1A0 GND 4 45 GND 1Y2 5 44 1A2 1Y3 6 43 1A3 VCC 7 42 VCC 2Y0 8 41 2A0 2Y1 9 40 2A1 GND 10 39 GND 2Y2 11 38 2A2 2Y3 12 46 1A3 1OE 37 2A3 36 3A0 3Y1 14 35 3A1 GND 15 34 GND 3Y2 16 33 3A2 3Y3 17 32 3A3 VCC 18 31 VCC 4Y0 19 30 4A0 4Y1 20 29 4A1 GND 21 28 GND 4Y2 22 27 4A2 4Y3 23 26 4A3 4OE 24 25 3OE 43 40 2OE 1Y2 3A2 1Y3 3A3 3OE 8 38 37 48 4A0 2Y1 4A1 33 2Y2 4A2 2Y3 4A3 11 12 4OE 32 17 3Y3 25 19 4Y0 20 4Y1 27 22 4Y2 26 23 4Y3 24 MNA996 MNA995 Fig.1 Pin configuration. 2003 May 14 16 3Y2 29 9 14 3Y1 30 2Y0 13 3Y0 35 6 2A1 2A3 3A1 5 2A0 2A2 1Y1 1 41 16244 3Y0 13 44 3A0 3 1A1 1A2 36 1Y0 Fig.2 Logic symbol. 5 Philips Semiconductors Product specification 2.5 V/3.3 V 16-bit buffer/line driver (3-state) handbook, halfpage 1 48 74ALVC16244; 74ALVCH16244 1EN 2EN 25 3EN 24 4EN 47 1 1 2 46 3 44 5 43 6 41 1 2 9 38 11 37 12 1 3 14 33 16 32 17 1 4 To internal circuit Data input 13 35 30 VCC 8 40 36 handbook, halfpage MNA998 19 29 20 27 22 26 23 MNA997 Fig.3 Logic symbol (IEEC/IEC). Fig.4 Bus hold circuit. RECOMMENDED OPERATING CONDITIONS SYMBOL VCC VI PARAMETER supply voltage input voltage CONDITIONS MIN. MAX. UNIT maximum speed performance VCC = 2.5 V; CL = 30 pF 2.3 2.7 V VCC = 3.3 V; CL = 50 pF 3.0 3.6 V low-voltage applications 1.2 3.6 V for pins nAn with bus hold 0 VCC V for pins nAn without bus hold 0 5.5 V for pins nOE 0 5.5 V VO output voltage 0 VCC V Tamb operating temperature in free air −40 +85 °C tr, tf input rise and fall times VCC = 2.3 to 3.0 V 0 20 ns/V VCC = 3.0 to 3.6 V 0 10 ns/V 2003 May 14 6 Philips Semiconductors Product specification 2.5 V/3.3 V 16-bit buffer/line driver (3-state) 74ALVC16244; 74ALVCH16244 LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V). SYMBOL PARAMETER VCC supply voltage IIK input diode current VI input voltage CONDITIONS MIN. MAX. UNIT −0.5 +4.6 V VI < 0 − −50 mA for data inputs with bus hold; note 1 −0.5 VCC + 0.5 V for data inputs without bus hold; note 1 −0.5 +5.5 V for control pins; note 1 −0.5 +5.5 V − ±50 mA IOK output diode current VO > VCC or VO < 0 VO output voltage note 1 −0.5 VCC + 0.5 V IO output source or sink current VO = 0 to VCC − ±50 mA ICC, IGND VCC or GND current − ±100 mA Tstg storage temperature −65 +150 °C Ptot power dissipation SSOP48 package − 850 mW TSSOP48 package − 600 mW Tamb = −40 to +85 °C; note 2 Notes 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. For SSOP48 packages: above 55 °C the value of Ptot derates linearly with 11.3 mW/K. For TSSOP48 packages: above 55 °C the value of Ptot derates linearly with 8 mW/K. 2003 May 14 7 Philips Semiconductors Product specification 2.5 V/3.3 V 16-bit buffer/line driver (3-state) 74ALVC16244; 74ALVCH16244 DC CHARACTERISTICS At recommended operating conditions; voltages are referenced to GND (ground = 0 V). TEST CONDITIONS SYMBOL PARAMETER TYP.(1) MIN. OTHER MAX. UNIT VCC (V) Tamb = −40 to +85 °C VIH VIL VOH VOL ILI IIHZ, IILZ IOZ ICC HIGH-level input voltage LOW-level input voltage HIGH-level output VI = VIH or VIL voltage IO = −100 µA 1.2 VCC − − V 1.8 0.7 × VCC 0.9 − V 2.3 to 2.7 1.7 1.2 − V 2.7 to 3.6 2.0 1.5 − V 1.2 − − GND V 1.8 − 0.9 0.2 × VCC V 2.3 to 2.7 − 1.2 0.7 V 2.7 to 3.6 − 1.5 0.8 V 1.8 to 3.6 VCC − 0.2 VCC − V IO = −6 mA 1.8 VCC − 0.4 VCC − 0.10 − V IO = −6 mA 2.3 VCC − 0.3 VCC − 0.08 − V IO = −12 mA 2.3 VCC − 0.5 VCC − 0.17 − V IO = −18 mA 2.3 VCC − 0.6 VCC − 0.26 − V IO = −12 mA 2.7 VCC − 0.5 VCC − 0.14 − V IO = −24 mA 3.0 VCC − 1.0 VCC − 0.28 − V IO = 100 µA 1.8 to 3.6 − GND 0.20 V IO = 6 mA 1.8 − 0.09 0.30 V IO = 6 mA 2.3 − 0.07 0.20 V IO = 12 mA 2.3 − 0.15 0.40 V IO = 18 mA 2.3 − 0.23 0.60 V IO = 12 mA 2.7 − 0.14 0.40 V IO = 24 mA 3.0 − 0.27 0.55 V data pin with bus hold; VI = VCC or GND 1.8 to 3.6 − 0.1 5 µA data pin without bus hold; VI = 5.5 V or GND 1.8 to 3.6 − 0.1 5 µA control pin; VI = 5.5 V or GND 1.8 to 3.6 − 0.1 5 µA VI = VCC or GND 1.8 to 2.7 − 0.1 10 µA 3.6 − 0.1 15 µA 3-state output VI = VCC or GND; OFF-state current VI = VIH or VIL 1.8 to 2.7 − 0.1 5 µA 3.6 − 0.1 10 µA quiescent supply current 1.8 to 2.7 − 0.1 20 µA 2.3 to 3.6 − 0.2 40 µA LOW-level output voltage input leakage current 3-state input current for common I/O pins 2003 May 14 VI = VIH or VIL VI = VCC or GND; IO = 0 8 Philips Semiconductors Product specification 2.5 V/3.3 V 16-bit buffer/line driver (3-state) 74ALVC16244; 74ALVCH16244 TEST CONDITIONS SYMBOL PARAMETER ∆ICC additional quiescent supply current per pin TYP.(1) MIN. OTHER MAX. UNIT VCC (V) VI =VCC − 0.6 V; IO = 0 2.7 to 3.6 − 150 750 µA data pin without bus hold 2.7 to 3.6 − 5 500 µA control pin data pin with bus hold 2.7 to 3.6 − 5 500 µA bus hold LOW VI = 0.7 V; note 2 sustaining current VI = 0.8 V; note 2 2.3 45 − − µA 3.0 75 150 − µA bus hold HIGH VI = 1.7 V; note 2 sustaining current VI = 2.0 V; note 2 2.3 −45 − − µA 3.0 −75 −175 − µA IBHLO bus hold LOW overdrive current note 2 2.7 300 − − µA 3.6 450 − − µA IBHHO bus hold HIGH overdrive current note 2 2.7 −300 − − µA 3.6 −450 − − µA IBHL IBHH Notes 1. All typical values are measured at Tamb = 25 °C. 2. Valid for data inputs of bus hold parts. 2003 May 14 9 Philips Semiconductors Product specification 2.5 V/3.3 V 16-bit buffer/line driver (3-state) 74ALVC16244; 74ALVCH16244 AC CHARACTERISTICS GND = 0 V; tr = tf ≤ 2.0 ns and CL = 30 pF for VCC < 2.7 V; tr = tf ≤ 2.5 ns and CL = 50 pF for VCC ≥ 2.7 V. TEST CONDITIONS SYMBOL PARAMETER MIN. WAVEFORMS TYP. MAX. UNIT VCC (V) Tamb = −40 to +85 °C; note 1 tPHL/tPLH tPZH/tPZL tPHZ/tPLZ propagation delay nAn to nYn 3-state output enable time nOE to nYn 3-state output disable time nOE to nYn see Figs 5 and 7 see Figs 6 and 7 see Figs 6 and 7 1.2 − 5.8 − ns 1.8 1.5 2.8 5.1 ns 2.3 to 2.7 1.0 1.9 3.7 ns 2.7 1.0 2.1 3.6 ns 3.0 to 3.6 1.0 1.9 3.0 ns 1.2 − 8.4 − ns 1.8 1.5 3.8 7.1 ns 2.3 to 2.7 1.0 2.5 4.9 ns 2.7 1.0 2.9 4.9 ns 3.0 to 3.6 1.0 2.3 4.0 ns 1.2 − 5.9 − ns 1.8 1.5 3.1 5.4 ns 2.3 to 2.7 1.0 2.1 4.1 ns 2.7 1.0 3.0 4.5 ns 3.0 to 3.6 1.0 2.7 4.1 ns Note 1. All typical values are measured at Tamb = 25 °C. Typical values for VCC = 2.3 to 2.7 V are measured at VCC = 2.5 V. Typical values for VCC = 3.3 to 3.6 V are measured at VCC = 3.3 V. AC WAVEFORMS handbook, halfpage VI VM nAn input GND tPHL tPLH VOH VM nYn output VOL MNB013 VM = 0.5VCC at VCC < 2.7 V and VM = 1.5 V at VCC ≥ 2.7 V. VOL and VOH are the typical output voltage drop that occur with the output load. Fig.5 Input (nAn) to output (nYn) propagation delays. 2003 May 14 10 Philips Semiconductors Product specification 2.5 V/3.3 V 16-bit buffer/line driver (3-state) 74ALVC16244; 74ALVCH16244 VI handbook, full pagewidth nOE input VM GND t PLZ t PZL VCC output LOW-to-OFF OFF-to-LOW VM VX VOL t PZH t PHZ VOH VY output HIGH-to-OFF OFF-to-HIGH VM GND outputs enabled outputs enabled outputs disabled MNA999 VM = 0.5VCC at VCC < 2.7 V and VM = 1.5 V at VCC ≥ 2.7 V. VX = VOL + 0.15 V at VCC < 2.7 V and VX = VOL + 0.3 V at VCC ≥ 2.7 V. VY = VOH − 0.15 V at VCC < 2.7 V and VY = VOH − 0.3 V at VCC ≥ 2.7 V. VOL and VOH are the typical output voltage drop that occur with the output load. Fig.6 3-state enable and disable times. S1 handbook, full pagewidth VCC PULSE GENERATOR VI RL 500 Ω VO 2 × VCC open GND D.U.T. CL RT RL 500 Ω MNA755 TEST S1 VCC VI tPLH/tPHL open
74ALVCH16244DL,118 价格&库存

很抱歉,暂时无法提供与“74ALVCH16244DL,118”相匹配的价格&库存,您可以联系我们找货

免费人工找货