0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
74AUP1G17GN,132

74AUP1G17GN,132

  • 厂商:

    NXP(恩智浦)

  • 封装:

    XSON6

  • 描述:

    IC BUFFER NON-INVERT 3.6V 6XSON

  • 数据手册
  • 价格&库存
74AUP1G17GN,132 数据手册
74AUP1G17 Low-power Schmitt trigger Rev. 8 — 15 January 2015 Product data sheet 1. General description The 74AUP1G17 provides the single Schmitt trigger buffer. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial Power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. The inputs switch at different points for positive and negative-going signals. The difference between the positive voltage VT+ and the negative voltage VT is defined as the input hysteresis voltage VH. 2. Features and benefits  Wide supply voltage range from 0.8 V to 3.6 V  High noise immunity  ESD protection:  HBM JESD22-A114F Class 3A exceeds 5000 V  MM JESD22-A115-A exceeds 200 V  CDM JESD22-C101E exceeds 1000 V  Low static power consumption; ICC = 0.9 A (maximum)  Latch-up performance exceeds 100 mA per JESD 78 Class II  Inputs accept voltages up to 3.6 V  Low noise overshoot and undershoot < 10 % of VCC  IOFF circuitry provides partial Power-down mode operation  Multiple package options  Specified from 40 C to +85 C and 40 C to +125 C 74AUP1G17 NXP Semiconductors Low-power Schmitt trigger 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74AUP1G17GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.25 mm SOT353-1 74AUP1G17GM 40 C to +125 C XSON6 plastic extremely thin small outline package; no leads; SOT886 6 terminals; body 1  1.45  0.5 mm 74AUP1G17GF 40 C to +125 C XSON6 plastic extremely thin small outline package; no leads; SOT891 6 terminals; body 1  1  0.5 mm 74AUP1G17GN 40 C to +125 C XSON6 extremely thin small outline package; no leads; 6 terminals; body 0.9  1.0  0.35 mm SOT1115 74AUP1G17GS 40 C to +125 C XSON6 extremely thin small outline package; no leads; 6 terminals; body 1.0  1.0  0.35 mm SOT1202 74AUP1G17GX 40 C to +125 C X2SON5 X2SON5: plastic thermal enhanced extremely thin small outline package; no leads; 5 terminals; body 0.8  0.8  0.35 mm SOT1226 4. Marking Table 2. Marking Marking code[1] Type number 74AUP1G17GW pJ 74AUP1G17GM pJ 74AUP1G17GF pJ 74AUP1G17GN pJ 74AUP1G17GS pJ 74AUP1G17GX pJ [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram  $ <   PQE Fig 1.  PQE Logic symbol Fig 2. IEC logic symbol $ < PQE Fig 3. Logic diagram 74AUP1G17 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 15 January 2015 © NXP Semiconductors N.V. 2015. All rights reserved. 2 of 24 74AUP1G17 NXP Semiconductors Low-power Schmitt trigger 6. Pinning information 6.1 Pinning $83* $83* QF  $  *1'   9&&  < QF   9&& $   QF *1'   < DDI 7UDQVSDUHQWWRSYLHZ DDI Fig 4. Pin configuration SOT353-1 Fig 5. Pin configuration SOT886 $83* $83* QF QF   9&& $   QF *1'   <  9&&  <  *1' $ DDI  DDD 7UDQVSDUHQWWRSYLHZ 7UDQVSDUHQWWRSYLHZ Fig 6.  Pin configuration SOT891, SOT1115 and SOT1202 Fig 7. Pin configuration SOT1226 (X2SON5) 6.2 Pin description Table 3. Pin description Symbol Pin Description TSSOP5 and X2SON5 XSON6 n.c. 1 1 not connected A 2 2 data input GND 3 3 ground (0 V) Y 4 4 data output n.c. - 5 not connected VCC 5 6 supply voltage 74AUP1G17 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 15 January 2015 © NXP Semiconductors N.V. 2015. All rights reserved. 3 of 24 74AUP1G17 NXP Semiconductors Low-power Schmitt trigger 7. Functional description Table 4. Function table[1] Input Output A Y L L H H [1] H = HIGH voltage level; L = LOW voltage level. 8. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter VCC supply voltage IIK input clamping current VI input voltage IOK output clamping current Conditions VI < 0 V [1] VO < 0 V [1] Min Max Unit 0.5 +4.6 V 50 - mA 0.5 +4.6 V 50 - mA 0.5 +4.6 V - 20 mA VO output voltage Active mode and Power-down mode IO output current VO = 0 V to VCC ICC supply current - +50 mA IGND ground current 50 - mA Tstg storage temperature 65 +150 C - 250 mW total power dissipation Ptot [1] [2] Tamb = 40 C to +125 C [2] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. For TSSOP5 packages: above 87.5 C the value of Ptot derates linearly with 4.0 mW/K. For XSON6 and X2SON5 packages: above 118 C the value of Ptot derates linearly with 7.8 mW/K. 9. Recommended operating conditions Table 6. Recommended operating conditions Symbol Parameter VCC Min Max Unit supply voltage 0.8 3.6 V VI input voltage 0 3.6 V VO output voltage Active mode 0 VCC V Power-down mode; VCC = 0 V 0 3.6 V 40 +125 C Tamb Conditions ambient temperature 74AUP1G17 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 15 January 2015 © NXP Semiconductors N.V. 2015. All rights reserved. 4 of 24 74AUP1G17 NXP Semiconductors Low-power Schmitt trigger 10. Static characteristics Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit IO = 20 A; VCC = 0.8 V to 3.6 V VCC  0.1 - - V IO = 1.1 mA; VCC = 1.1 V 0.75  VCC - - V IO = 1.7 mA; VCC = 1.4 V 1.11 - - V IO = 1.9 mA; VCC = 1.65 V 1.32 - - V IO = 2.3 mA; VCC = 2.3 V 2.05 - - V IO = 3.1 mA; VCC = 2.3 V 1.9 - - V IO = 2.7 mA; VCC = 3.0 V 2.72 - - V IO = 4.0 mA; VCC = 3.0 V 2.6 - - V IO = 20 A; VCC = 0.8 V to 3.6 V - - 0.1 V IO = 1.1 mA; VCC = 1.1 V - - IO = 1.7 mA; VCC = 1.4 V - - 0.31 V IO = 1.9 mA; VCC = 1.65 V - - 0.31 V IO = 2.3 mA; VCC = 2.3 V - - 0.31 V IO = 3.1 mA; VCC = 2.3 V - - 0.44 V IO = 2.7 mA; VCC = 3.0 V - - 0.31 V IO = 4.0 mA; VCC = 3.0 V - - 0.44 V Tamb = 25 C VOH VOL HIGH-level output voltage LOW-level output voltage VI = VT+ or VT VI = VT+ or VT 0.3  VCC V II input leakage current VI = GND to 3.6 V; VCC = 0 V to 3.6 V - - 0.1 A IOFF power-off leakage current VI or VO = 0 V to 3.6 V; VCC = 0 V - - 0.2 A IOFF additional power-off leakage VI or VO = 0 V to 3.6 V; current VCC = 0 V to 0.2 V - - 0.2 A ICC supply current VI = GND or VCC; IO = 0 A; VCC = 0.8 V to 3.6 V - - 0.5 A ICC additional supply current VI = VCC  0.6 V; IO = 0 A; VCC = 3.3 V - - 40 A CI input capacitance VI = GND or VCC; VCC = 0 V to 3.6 V - 1.1 - pF CO output capacitance VO = GND; VCC = 0 V - 1.7 - pF IO = 20 A; VCC = 0.8 V to 3.6 V VCC  0.1 - - V IO = 1.1 mA; VCC = 1.1 V 0.7  VCC - - V Tamb = 40 C to +85 C VOH HIGH-level output voltage 74AUP1G17 Product data sheet VI = VT+ or VT IO = 1.7 mA; VCC = 1.4 V 1.03 - - V IO = 1.9 mA; VCC = 1.65 V 1.30 - - V IO = 2.3 mA; VCC = 2.3 V 1.97 - - V IO = 3.1 mA; VCC = 2.3 V 1.85 - - V IO = 2.7 mA; VCC = 3.0 V 2.67 - - V IO = 4.0 mA; VCC = 3.0 V 2.55 - - V All information provided in this document is subject to legal disclaimers. Rev. 8 — 15 January 2015 © NXP Semiconductors N.V. 2015. All rights reserved. 5 of 24 74AUP1G17 NXP Semiconductors Low-power Schmitt trigger Table 7. Static characteristics …continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions VOL VI = VT+ or VT LOW-level output voltage Min Typ Max Unit IO = 20 A; VCC = 0.8 V to 3.6 V - - 0.1 V 0.3  VCC V IO = 1.1 mA; VCC = 1.1 V - - IO = 1.7 mA; VCC = 1.4 V - - 0.37 V IO = 1.9 mA; VCC = 1.65 V - - 0.35 V IO = 2.3 mA; VCC = 2.3 V - - 0.33 V IO = 3.1 mA; VCC = 2.3 V - - 0.45 V IO = 2.7 mA; VCC = 3.0 V - - 0.33 V IO = 4.0 mA; VCC = 3.0 V - - 0.45 V - - 0.5 A II input leakage current VI = GND to 3.6 V; VCC = 0 V to 3.6 V VI or VO = 0 V to 3.6 V; VCC = 0 V IOFF power-off leakage current - - 0.5 A IOFF additional power-off leakage VI or VO = 0 V to 3.6 V; current VCC = 0 V to 0.2 V - - 0.6 A ICC supply current VI = GND or VCC; IO = 0 A; VCC = 0.8 V to 3.6 V - - 0.9 A ICC additional supply current VI = VCC  0.6 V; IO = 0 A; VCC = 3.3 V - - 50 A IO = 20 A; VCC = 0.8 V to 3.6 V VCC  0.11 - - V IO = 1.1 mA; VCC = 1.1 V 0.6  VCC - - V IO = 1.7 mA; VCC = 1.4 V 0.93 - - V IO = 1.9 mA; VCC = 1.65 V 1.17 - - V IO = 2.3 mA; VCC = 2.3 V 1.77 - - V IO = 3.1 mA; VCC = 2.3 V 1.67 - - V IO = 2.7 mA; VCC = 3.0 V 2.40 - - V IO = 4.0 mA; VCC = 3.0 V 2.30 - - V IO = 20 A; VCC = 0.8 V to 3.6 V - - 0.11 V IO = 1.1 mA; VCC = 1.1 V - - IO = 1.7 mA; VCC = 1.4 V - - 0.41 V IO = 1.9 mA; VCC = 1.65 V - - 0.39 V IO = 2.3 mA; VCC = 2.3 V - - 0.36 V IO = 3.1 mA; VCC = 2.3 V - - 0.50 V IO = 2.7 mA; VCC = 3.0 V - - 0.36 V IO = 4.0 mA; VCC = 3.0 V - - 0.50 V Tamb = 40 C to +125 C VOH VOL HIGH-level output voltage LOW-level output voltage VI = VT+ or VT VI = VT+ or VT 0.33  VCC V II input leakage current VI = GND to 3.6 V; VCC = 0 V to 3.6 V - - 0.75 A IOFF power-off leakage current VI or VO = 0 V to 3.6 V; VCC = 0 V - - 0.75 A 74AUP1G17 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 15 January 2015 © NXP Semiconductors N.V. 2015. All rights reserved. 6 of 24 74AUP1G17 NXP Semiconductors Low-power Schmitt trigger Table 7. Static characteristics …continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit IOFF additional power-off leakage VI or VO = 0 V to 3.6 V; current VCC = 0 V to 0.2 V - - 0.75 A ICC supply current VI = GND or VCC; IO = 0 A; VCC = 0.8 V to 3.6 V - - 1.4 A ICC additional supply current VI = VCC  0.6 V; IO = 0 A; VCC = 3.3 V - - 75 A 11. Dynamic characteristics Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9 Symbol Parameter 25 C Conditions 40 C to +125 C Unit Min Typ[1] Max Min Max (85 C) Max (125 C) - 19.0 - - - - ns VCC = 1.1 V to 1.3 V 2.6 5.7 10.6 2.5 10.9 11.1 ns VCC = 1.4 V to 1.6 V 2.4 4.2 6.5 2.3 7.1 7.4 ns CL = 5 pF tpd propagation delay A to Y; see Figure 8 [2] VCC = 0.8 V VCC = 1.65 V to 1.95 V 2.0 3.6 5.5 1.9 6.1 6.3 ns VCC = 2.3 V to 2.7 V 1.9 3.0 4.2 1.8 4.6 4.8 ns VCC = 3.0 V to 3.6 V 1.8 2.7 3.6 1.5 3.8 4.0 ns - 22.5 - - - - ns VCC = 1.1 V to 1.3 V 2.9 6.6 12.4 2.7 12.9 13.0 ns VCC = 1.4 V to 1.6 V 2.6 4.8 7.8 2.4 8.3 8.7 ns CL = 10 pF tpd propagation delay A to Y; see Figure 8 [2] VCC = 0.8 V VCC = 1.65 V to 1.95 V 2.5 4.2 6.3 2.4 6.8 7.1 ns VCC = 2.3 V to 2.7 V 2.3 3.5 4.8 2.1 5.3 5.6 ns VCC = 3.0 V to 3.6 V 2.1 3.3 4.4 2.0 4.6 4.8 ns - 26.0 - - - - ns VCC = 1.1 V to 1.3 V 3.2 7.4 14.1 3.1 14.7 14.9 ns VCC = 1.4 V to 1.6 V 3.1 5.4 8.7 2.8 9.5 9.9 ns CL = 15 pF tpd propagation delay A to Y; see Figure 8 VCC = 0.8 V 74AUP1G17 Product data sheet [2] VCC = 1.65 V to 1.95 V 2.7 4.7 7.1 2.7 7.8 8.2 ns VCC = 2.3 V to 2.7 V 2.6 4.0 5.6 2.5 6.0 6.3 ns VCC = 3.0 V to 3.6 V 2.5 3.7 4.9 2.2 5.2 5.5 ns All information provided in this document is subject to legal disclaimers. Rev. 8 — 15 January 2015 © NXP Semiconductors N.V. 2015. All rights reserved. 7 of 24 74AUP1G17 NXP Semiconductors Low-power Schmitt trigger Table 8. Dynamic characteristics …continued Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9 Symbol Parameter 25 C Conditions 40 C to +125 C Unit Min Typ[1] Max Min Max (85 C) Max (125 C) - 36.3 - - - - ns VCC = 1.1 V to 1.3 V 3.9 9.7 19.0 3.7 19.8 20.1 ns VCC = 1.4 V to 1.6 V 3.5 7.0 11.2 3.6 12.4 13.0 ns VCC = 1.65 V to 1.95 V 3.5 6.0 9.2 3.4 10.1 10.7 ns VCC = 2.3 V to 2.7 V 3.4 5.1 7.0 3.2 7.5 7.9 ns VCC = 3.0 V to 3.6 V 3.3 4.8 6.2 3.1 7.1 7.5 ns VCC = 0.8 V - 2.5 - - - - pF VCC = 1.1 V to 1.3 V - 2.7 - - - - pF VCC = 1.4 V to 1.6 V - 2.8 - - - - pF VCC = 1.65 V to 1.95 V - 3.0 - - - - pF VCC = 2.3 V to 2.7 V - 3.5 - - - - pF VCC = 3.0 V to 3.6 V - 4.0 - - - - pF CL = 30 pF propagation delay A to Y; see Figure 8 tpd [2] VCC = 0.8 V CL = 5 pF, 10 pF, 15 pF and 30 pF power dissipation capacitance CPD f = 1 MHz; VI = GND to VCC [1] All typical values are measured at nominal VCC. [2] tpd is the same as tPLH and tPHL [3] [3] CPD is used to determine the dynamic power dissipation (PD in W). PD = CPD  VCC2  fi  N + (CL  VCC2  fo) where: fi = input frequency in MHz; fo = output frequency in MHz; CL = output load capacitance in pF; VCC = supply voltage in V; N = number of inputs switching; (CL  VCC2  fo) = sum of the outputs. 74AUP1G17 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 15 January 2015 © NXP Semiconductors N.V. 2015. All rights reserved. 8 of 24 74AUP1G17 NXP Semiconductors Low-power Schmitt trigger 12. Waveforms 9, 90 $LQSXW *1' W 3+/ W 3/+ 92+ 90
74AUP1G17GN,132 价格&库存

很抱歉,暂时无法提供与“74AUP1G17GN,132”相匹配的价格&库存,您可以联系我们找货

免费人工找货