0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
74HCT2G34GW-Q100125

74HCT2G34GW-Q100125

  • 厂商:

    NXP(恩智浦)

  • 封装:

    TSSOP6

  • 描述:

    IC BUFFER NON-INVERT 5.5V 6TSSOP

  • 数据手册
  • 价格&库存
74HCT2G34GW-Q100125 数据手册
74HC2G34-Q100; 74HCT2G34-Q100 Dual buffer gate Rev. 2 — 4 November 2013 Product data sheet 1. General description The 74HC2G34-Q100; 74HCT2G34-Q100 is a dual buffer. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. 2. Features and benefits  Automotive product qualification in accordance with AEC-Q100 (Grade 1)  Specified from 40 C to +85 C and from 40 C to +125 C  Input levels:  For 74HC2G34-Q100: CMOS level  For 74HCT2G34-Q100: TTL level  Wide supply voltage range from 2.0 V to 6.0 V  Complies with JEDEC standard no. 7A  High noise immunity  ESD protection:  MIL-STD-883, method 3015 exceeds 2000 V  HBM JESD22-A114F exceeds 2000 V  MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  Low power dissipation  Balanced propagation delays  Unlimited input rise and fall times 3. Ordering information Table 1. Ordering information Type number 74HC2G34GW-Q100 Package Temperature range Name Description Version 40 C to +125 C SC-88 plastic surface-mounted package; 6 leads SOT363 40 C to +125 C SC-74 plastic surface-mounted package (TSOP6); 6 leads SOT457 74HCT2G34GW-Q100 74HC2G34GV-Q100 74HCT2G34GV-Q100 74HC2G34-Q100; 74HCT2G34-Q100 Nexperia Dual buffer gate 4. Marking Table 2. Marking Type number Marking code[1] 74HC2G34GW-Q100 PA 74HCT2G34GW-Q100 UA 74HC2G34GV-Q100 P34 74HCT2G34GV-Q100 U34 [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram 1 1A 1Y 6 3 2A 2Y 4 1 1 1 3 Logic symbol 4 A Y mnb064 mnb063 Fig 1. 6 Fig 2. 001aac536 IEC logic symbol Fig 3. Logic diagram (one gate) 6. Pinning information 6.1 Pinning 74HC2G34-Q100 74HCT2G34-Q100 1A 1 6 1Y GND 2 5 VCC 2A 3 4 2Y aaa-007162 Fig 4. Pin configuration 74HC_HCT2G34_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 2 of 15 © Nexperia B.V. 2017. All rights reserved 74HC2G34-Q100; 74HCT2G34-Q100 Nexperia Dual buffer gate 6.2 Pin description Table 3. Pin description Symbol Pin Description 1A 1 data input GND 2 ground (0 V) 2A 3 data input 2Y 4 data output VCC 5 supply voltage 1Y 6 data output 7. Functional description Table 4. Function table[1] Input Output nA nY L L H H [1] H = HIGH voltage level; L = LOW voltage level. 8. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter VCC supply voltage Min Max Unit 0.5 +7.0 V IIK input clamping current VI < 0.5 V or VI > VCC + 0.5 V [1] - 20 mA VO < 0.5 V or VO > VCC + 0.5 V [1] output clamping current - 20 mA VO = 0.5 V to VCC + 0.5 V [1] IO output current ICC - 25 mA supply current [1] - +50 mA IGND ground current [1] - 50 mA Tstg storage temperature 65 +150 C - 250 mW IOK Ptot Conditions [2] total power dissipation [1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] For SC-88 and SC-74 packages: above 87.5 C the value of Ptot derates linearly with 4.0 mW/K. 74HC_HCT2G34_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 3 of 15 © Nexperia B.V. 2017. All rights reserved 74HC2G34-Q100; 74HCT2G34-Q100 Nexperia Dual buffer gate 9. Recommended operating conditions Table 6. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit Type 74HC2G34-Q100 VCC supply voltage 2.0 5.0 6.0 V VI input voltage 0 - VCC V VO output voltage 0 - VCC V Tamb ambient temperature 40 +25 +125 C tr rise time VCC = 2.0 V - - 1000 ns VCC = 4.5 V - - 500 ns VCC = 6.0 V - - 400 ns VCC = 2.0 V - - 1000 ns VCC = 4.5 V - - 500 ns VCC = 6.0 V - - 400 ns tf fall time except for Schmitt trigger inputs except for Schmitt trigger inputs Type 74HCT2G34-Q100 VCC supply voltage 4.5 5.0 5.5 V VI input voltage 0 - VCC V VO output voltage 0 - VCC V Tamb ambient temperature 40 +25 +125 C tr rise time - - 500 ns - - 500 ns except for Schmitt trigger inputs VCC = 4.5 V tf fall time except for Schmitt trigger inputs VCC = 4.5 V 10. Static characteristics Table 7. Static characteristics for 74HC2G34-Q100 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit HIGH-level input voltage VCC = 2.0 V 1.5 1.2 - V Tamb = 25 C VIH VIL LOW-level input voltage 74HC_HCT2G34_Q100 Product data sheet VCC = 4.5 V 3.15 2.4 - V VCC = 6.0 V 4.2 3.2 - V VCC = 2.0 V - 0.8 0.5 V VCC = 4.5 V - 2.1 1.35 V VCC = 6.0 V - 2.8 1.8 V All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 4 of 15 © Nexperia B.V. 2017. All rights reserved 74HC2G34-Q100; 74HCT2G34-Q100 Nexperia Dual buffer gate Table 7. Static characteristics for 74HC2G34-Q100 …continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions VOH HIGH-level output voltage VI = VIH or VIL VOL LOW-level output voltage Min Typ Max Unit IO = 20 A; VCC = 2.0 V 1.9 2.0 - V IO = 20 A; VCC = 4.5 V 4.4 4.5 - V IO = 20 A; VCC = 6.0 V 5.9 6.0 - V IO = 4.0 mA; VCC = 4.5 V 4.18 4.32 - V IO = 5.2 mA; VCC = 6.0 V 5.68 5.81 - V IO = 20 A; VCC = 2.0 V - 0 0.1 V IO = 20 A; VCC = 4.5 V - 0 0.1 V IO = 20 A; VCC = 6.0 V - 0 0.1 V IO = 4.0 mA; VCC = 4.5 V - 0.15 0.26 V IO = 5.2 mA; VCC = 6.0 V - 0.16 0.26 V VI = VIH or VIL II input leakage current VI = GND or VCC; VCC = 6.0 V - - 0.1 A ICC supply current VI = GND or VCC; IO = 0 A; - - 1.0 A - 1.5 - pF VCC = 2.0 V 1.5 - - V VCC = 4.5 V 3.15 - - V VCC = 6.0 V 4.2 - - V VCC = 2.0 V - - 0.5 V VCC = 4.5 V - - 1.35 V VCC = 6.0 V - - 1.8 V VCC = 6.0 V CI input capacitance Tamb = 40 C to +85 C VIH VIL VOH VOL HIGH-level input voltage LOW-level input voltage HIGH-level output voltage LOW-level output voltage VI = VIH or VIL IO = 20 A; VCC = 2.0 V 1.9 - - V IO = 20 A; VCC = 4.5 V 4.4 - - V IO = 20 A; VCC = 6.0 V 5.9 - - V IO = 4.0 mA; VCC = 4.5 V 4.13 - - V IO = 5.2 mA; VCC = 6.0 V 5.63 - - V IO = 20 A; VCC = 2.0 V - - 0.1 V IO = 20 A; VCC = 4.5 V - - 0.1 V IO = 20 A; VCC = 6.0 V - - 0.1 V IO = 4.0 mA; VCC = 4.5 V - - 0.33 V IO = 5.2 mA; VCC = 6.0 V - - 0.33 V VI = VIH or VIL II input leakage current VI = GND or VCC; VCC = 6.0 V - - 1.0 A ICC supply current VI = GND or VCC; IO = 0 A; - - 10.0 A VCC = 6.0 V 74HC_HCT2G34_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 5 of 15 © Nexperia B.V. 2017. All rights reserved 74HC2G34-Q100; 74HCT2G34-Q100 Nexperia Dual buffer gate Table 7. Static characteristics for 74HC2G34-Q100 …continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit VCC = 2.0 V 1.5 - - V VCC = 4.5 V 3.15 - - V VCC = 6.0 V 4.2 - - V VCC = 2.0 V - - 0.5 V VCC = 4.5 V - - 1.35 V VCC = 6.0 V - - 1.8 V IO = 20 A; VCC = 2.0 V 1.9 - - V IO = 20 A; VCC = 4.5 V 4.4 - - V IO = 20 A; VCC = 6.0 V 5.9 - - V IO = 4.0 mA; VCC = 4.5 V 3.7 - - V IO = 5.2 mA; VCC = 6.0 V 5.2 - - V IO = 20 A; VCC = 2.0 V - - 0.1 V IO = 20 A; VCC = 4.5 V - - 0.1 V IO = 20 A; VCC = 6.0 V - - 0.1 V IO = 4.0 mA; VCC = 4.5 V - - 0.4 V IO = 5.2 mA; VCC = 6.0 V - - 0.4 V Tamb = 40 C to +125 C VIH VIL VOH VOL HIGH-level input voltage LOW-level input voltage HIGH-level output voltage LOW-level output voltage VI = VIH or VIL VI = VIH or VIL II input leakage current VI = GND or VCC; VCC = 6.0 V - - 1.0 A ICC supply current VI = GND or VCC; IO = 0 A; - - 20.0 A VCC = 6.0 V Table 8. Static characteristics for 74HCT2G34-Q100 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit VIH HIGH-level input voltage VCC = 4.5 V to 5.5 V 2.0 1.6 - V VIL LOW-level input voltage VCC = 4.5 V to 5.5 V - 1.2 0.8 V VOH HIGH-level output voltage VI = VIH or VIL IO = 20 A; VCC = 4.5 V 4.4 4.5 - V IO = 4.0 mA; VCC = 4.5 V 4.18 4.32 - V Tamb = 25 C VOL LOW-level output voltage VI = VIH or VIL IO = 20 A; VCC = 4.5 V - 0 0.1 V IO = 4.0 mA; VCC = 4.5 V - 0.15 0.26 V II input leakage current VI = GND or VCC; VCC = 5.5 V - - 0.1 A ICC supply current VI = GND or VCC; IO = 0 A; VCC = 5.5 V - - 1.0 A ICC additional supply current VI = VCC  2.1 V; VCC = 4.5 V to 5.5 V; IO = 0 A - - 300 A CI input capacitance - 1.5 - pF 74HC_HCT2G34_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 6 of 15 © Nexperia B.V. 2017. All rights reserved 74HC2G34-Q100; 74HCT2G34-Q100 Nexperia Dual buffer gate Table 8. Static characteristics for 74HCT2G34-Q100 …continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit Tamb = 40 C to +85 C VIH HIGH-level input voltage VCC = 4.5 V to 5.5 V 2.0 - - V VIL LOW-level input voltage VCC = 4.5 V to 5.5 V - - 0.8 V VOH HIGH-level output voltage VI = VIH or VIL IO = 20 A; VCC = 4.5 V 4.4 - - V IO = 4.0 mA; VCC = 4.5 V 4.13 - - V IO = 20 A; VCC = 4.5 V - - 0.1 V IO = 4.0 mA; VCC = 4.5 V - - 0.33 V VOL LOW-level output voltage VI = VIH or VIL II input leakage current VI = GND or VCC; VCC = 5.5 V - - 1.0 A ICC supply current VI = GND or VCC; IO = 0 A; VCC = 5.5 V - - 10.0 A ICC additional supply current VI = VCC  2.1 V; VCC = 4.5 V to 5.5 V; IO = 0 A - - 375 A Tamb = 40 C to +125 C VIH HIGH-level input voltage VCC = 4.5 V to 5.5 V 2.0 - - V VIL LOW-level input voltage VCC = 4.5 V to 5.5 V - - 0.8 V VOH HIGH-level output voltage VI = VIH or VIL IO = 20 A; VCC = 4.5 V 4.4 - - V IO = 4.0 mA; VCC = 4.5 V 3.7 - - V VOL LOW-level output voltage VI = VIH or VIL IO = 20 A; VCC = 4.5 V - - 0.1 V IO = 4.0 mA; VCC = 4.5 V - - 0.4 V II input leakage current VI = GND or VCC; VCC = 5.5 V - - 1.0 A ICC supply current VI = GND or VCC; IO = 0 A; VCC = 5.5 V - - 20.0 A ICC additional supply current VI = VCC  2.1 V; VCC = 4.5 V to 5.5 V; IO = 0 A - - 410 A 74HC_HCT2G34_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 7 of 15 © Nexperia B.V. 2017. All rights reserved 74HC2G34-Q100; 74HCT2G34-Q100 Nexperia Dual buffer gate 11. Dynamic characteristics Table 9. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6. Symbol Parameter 25 C Conditions 40 C to +125 C Unit Min Typ Max Min Max (85 C) Max (125 C) VCC = 2.0 V; CL = 50 pF - 29 75 - 95 125 ns VCC = 4.5 V; CL = 50 pF - 9 15 - 19 25 ns - 8 13 - 16 20 ns VCC = 2.0 V; CL = 50 pF - 18 75 - 95 125 ns VCC = 4.5 V; CL = 50 pF - 6 15 - 19 25 ns - 5 13 - 16 20 ns - 10 - - - - pF - 10 18 - 23 29 ns - 6 15 - 19 25 ns - 9 - - - - pF 74HC2G34-Q100 tpd propagation delay nA to nY; see Figure 5 [1] VCC = 6.0 V; CL = 50 pF tt transition time nY; see Figure 5 [2] VCC = 6.0 V; CL = 50 pF CPD power dissipation capacitance VI = GND to VCC [3] nA to nY; see Figure 5 [1] 74HCT2G34-Q100 tpd propagation delay VCC = 4.5 V; CL = 50 pF tt transition time nY; see Figure 5 [2] VCC = 4.5 V; CL = 50 pF CPD power dissipation capacitance [1] tpd is the same as tPLH and tPHL [2] tt is the same as tTLH and tTHL [3] VI = GND to VCC  1.5 V [3] CPD is used to determine the dynamic power dissipation (PD in W). PD = CPD  VCC2  fi  N + (CL  VCC2  fo) where: fi = input frequency in MHz; fo = output frequency in MHz; CL = output load capacitance in pF; VCC = supply voltage in V; N = number of inputs switching; (CL  VCC2  fo) = sum of the outputs. 74HC_HCT2G34_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 8 of 15 © Nexperia B.V. 2017. All rights reserved 74HC2G34-Q100; 74HCT2G34-Q100 Nexperia Dual buffer gate 12. Waveforms VI VM VM nA input GND tPHL tPLH VOH 90 % 90 % nY output 10 % VOL 10 % tTLH tTHL 001aaf302 Measurement points are given in Table 10. VOL and VOH are typical voltage output levels that occur with the output load. Fig 5. Table 10. The data input (nA) to output (nY) propagation delays and output transition times Measurement points Type Input Output VM VI tr = tf VM 74HC2G34-Q100 0.5VCC GND to VCC 6.0 ns 0.5VCC 74HCT2G34-Q100 1.3 V GND to 3.0 V 6.0 ns 1.3 V VCC VCC PULSE GENERATOR VI VO RL = 1 kΩ open D.U.T RT CL 50 pF mgk563 Test data is given in Table 11. Definitions test circuit: RL = Load resistance. CL = Load capacitance including jig and probe capacitance. RT = Termination resistance should be equal to output impedance Zo of the pulse generator. Fig 6. Table 11. Test circuit for measuring switching times Test data Type Input VI tr, tf tPHL, tPLH 74HC2G34-Q100 GND to VCC 6 ns open 74HCT2G34-Q100 GND to 3.0 V 6 ns open 74HC_HCT2G34_Q100 Product data sheet Test All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 9 of 15 © Nexperia B.V. 2017. All rights reserved 74HC2G34-Q100; 74HCT2G34-Q100 Nexperia Dual buffer gate 13. Package outline Plastic surface-mounted package; 6 leads SOT363 D E B y X A HE 6 5 v M A 4 Q pin 1 index A A1 1 2 e1 3 c bp Lp w M B e detail X 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A1 max bp c D E e e1 HE Lp Q v w y mm 1.1 0.8 0.1 0.30 0.20 0.25 0.10 2.2 1.8 1.35 1.15 1.3 0.65 2.2 2.0 0.45 0.15 0.25 0.15 0.2 0.2 0.1 OUTLINE VERSION REFERENCES IEC JEDEC SOT363 JEITA EUROPEAN PROJECTION ISSUE DATE 04-11-08 06-03-16 SC-88 Fig 7. Package outline SOT363 (SC-88) 74HC_HCT2G34_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 10 of 15 © Nexperia B.V. 2017. All rights reserved 74HC2G34-Q100; 74HCT2G34-Q100 Nexperia Dual buffer gate Plastic surface-mounted package (TSOP6); 6 leads D SOT457 E B y A HE 6 5 X v M A 4 Q pin 1 index A A1 c 1 2 3 Lp bp e w M B detail X 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A1 bp c D E e HE Lp Q v w y mm 1.1 0.9 0.1 0.013 0.40 0.25 0.26 0.10 3.1 2.7 1.7 1.3 0.95 3.0 2.5 0.6 0.2 0.33 0.23 0.2 0.2 0.1 OUTLINE VERSION REFERENCES IEC JEDEC SOT457 JEITA EUROPEAN PROJECTION ISSUE DATE 05-11-07 06-03-16 SC-74 Fig 8. Package outline SOT457 (SC-74) 74HC_HCT2G34_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 11 of 15 © Nexperia B.V. 2017. All rights reserved 74HC2G34-Q100; 74HCT2G34-Q100 Nexperia Dual buffer gate 14. Abbreviations Table 12. Abbreviations Acronym Description CMOS Complementary Metal Oxide Semiconductor ESD ElectroStatic Discharge HBM Human Body Model MIL Military MM Machine Model DUT Device Under Test 15. Revision history Table 13. Revision history Document ID Release date Data sheet status Change notice Supersedes 74HC_HCT2G34_Q100 v.2 20131104 Product data sheet - 74HC_HCT2G34_Q100 v.1 Modifications: 74HC_HCT2G34_Q100 v.1 74HC_HCT2G34_Q100 Product data sheet • Added type number 74HC2G34GW and 74HCT2G34GW (SOT363) 20130417 Product data sheet - - All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 12 of 15 © Nexperia B.V. 2017. All rights reserved 74HC2G34-Q100; 74HCT2G34-Q100 Nexperia Dual buffer gate 16. Legal information 16.1 Data sheet status Document status[1][2] Product status[3] Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. Definition [1] Please consult the most recently issued document before initiating or completing a design. [2] The term ‘short data sheet’ is explained in section “Definitions”. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 16.2 Definitions Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 16.3 Disclaimers Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia’s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. 74HC_HCT2G34_Q100 Product data sheet Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of Nexperia products by customer. All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 13 of 15 © Nexperia B.V. 2017. All rights reserved Nexperia 74HC2G34-Q100; 74HCT2G34-Q100 Dual buffer gate No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. 16.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com 74HC_HCT2G34_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 2 — 4 November 2013 14 of 15 © Nexperia B.V. 2017. All rights reserved Nexperia 74HC2G34-Q100; 74HCT2G34-Q100 Dual buffer gate 18. Contents 1 2 3 4 5 6 6.1 6.2 7 8 9 10 11 12 13 14 15 16 16.1 16.2 16.3 16.4 17 18 © General description . . . . . . . . . . . . . . . . . . . . . . 1 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 1 Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 Pinning information . . . . . . . . . . . . . . . . . . . . . . 2 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3 Functional description . . . . . . . . . . . . . . . . . . . 3 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3 Recommended operating conditions. . . . . . . . 4 Static characteristics. . . . . . . . . . . . . . . . . . . . . 4 Dynamic characteristics . . . . . . . . . . . . . . . . . . 8 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 10 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 12 Legal information. . . . . . . . . . . . . . . . . . . . . . . 13 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 13 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Contact information. . . . . . . . . . . . . . . . . . . . . 14 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Nexperia B.V. 2017. All rights reserved For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com 04 November 2013 Date of release:
74HCT2G34GW-Q100125 价格&库存

很抱歉,暂时无法提供与“74HCT2G34GW-Q100125”相匹配的价格&库存,您可以联系我们找货

免费人工找货