0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
74HCT4066DB,112

74HCT4066DB,112

  • 厂商:

    NXP(恩智浦)

  • 封装:

    SSOP14_208MIL

  • 描述:

    SPST, 4 FUNC, 1 CHANNEL, CMOS, P

  • 数据手册
  • 价格&库存
74HCT4066DB,112 数据手册
74HC4066; 74HCT4066 Quad single-pole single-throw analog switch Rev. 8 — 3 December 2015 Product data sheet 1. General description The 74HC4066; 74HCT4066 is a quad single pole, single throw analog switch. Each switch features two input/output terminals (nY and nZ) and an active HIGH enable input (nE). When nE is LOW, the analog switch is turned off. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits  Input levels nE inputs:  For 74HC4066: CMOS level  For 74HCT4066: TTL level  Low ON resistance:  50  (typical) at VCC = 4.5 V  45  (typical) at VCC = 6.0 V  35  (typical) at VCC = 9.0 V  Specified in compliance with JEDEC standard no. 7A  ESD protection:  HBM JESD22-A114F exceeds 2000 V  MM JESD22-A115-A exceeds 200 V  Multiple package options  Specified from 40 C to +85 C and 40 C to +125 C 74HC4066; 74HCT4066 NXP Semiconductors Quad single-pole single-throw analog switch 3. Ordering information Table 1. Ordering information Type number 74HC4066D Package Temperature range Name Description Version 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 40 C to +125 C SSOP14 plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1 40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads; body SOT402-1 width 4.4 mm 40 C to +125 C DHVQFN14 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5  3  0.85 mm 74HCT4066D 74HC4066DB 74HCT4066DB 74HC4066PW 74HCT4066PW 74HC4066BQ 74HCT4066BQ SOT762-1 4. Functional diagram         < =     (  < =     ( < =        =          ;    ;    ;    ; ( D E DDG DDG Fig 1.    ( <    Logic symbol Fig 2. IEC logic symbol Q< Q( 9&& 9&& *1' Q= DDG Fig 3. Schematic diagram (one switch) 74HC_HCT4066 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2015 © NXP Semiconductors N.V. 2015. All rights reserved. 2 of 24 74HC4066; 74HCT4066 NXP Semiconductors Quad single-pole single-throw analog switch 5. Pinning information  9&& =   ( WHUPLQDO LQGH[DUHD <   <  (  (   = *1'   <   <  = =  ( <    < (  9&&   = (    <  (  <  (    = *1' =  9&& 5.1 Pinning = DDF 7UDQVSDUHQWWRSYLHZ DDG (1) This is not a supply pin. The substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad. However, if it is soldered, the solder land should remain floating or be connected to VCC. Fig 4. Pin configuration for SO14 and (T)SSOP14 Fig 5. Pin configuration for DHVQFN14 5.2 Pin description Table 2. Pin description Symbol Pin Description 1Z, 2Z, 3Z, 4Z 2, 3, 9, 10 independent input or output 1Y, 2Y, 3Y, 4Y 1, 4, 8, 11 independent input or output GND 7 ground (0 V) 1E, 2E, 3E, 4E 13, 5, 6, 12 enable input (active HIGH) VCC 14 supply voltage 6. Functional description Table 3. Function table[1] Input nE Switch L OFF H ON [1] H = HIGH voltage level; L = LOW voltage level. 74HC_HCT4066 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2015 © NXP Semiconductors N.V. 2015. All rights reserved. 3 of 24 74HC4066; 74HCT4066 NXP Semiconductors Quad single-pole single-throw analog switch 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit VCC supply voltage 0.5 +11.0 V IIK input clamping current ISK switch clamping current VI < 0.5 V or VI > VCC + 0.5 V - 20 mA VSW < 0.5 V or VSW > VCC + 0.5 V - 20 mA ISW switch current VSW = 0.5 V to VCC + 0.5 V - 25 mA ICC supply current - 50 mA IGND ground current Tstg storage temperature Ptot total power dissipation [1] Tamb = 40 C to +125 C power dissipation 50 mA +150 C - 500 mW - 100 mW [2] SO14, (T)SSOP14 and DHVQFN14 packages P 65 per switch [1] To avoid drawing VCC current out of terminal Z, when switch current flows in terminals Yn, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no VCC current will flow out of terminals Yn. In this case there is no limit for the voltage drop across the switch, but the voltages at Yn and Z may not exceed VCC or GND. [2] For SO14 package: Ptot derates linearly with 8 mW/K above 70 C. For (T)SSOP14 packages: Ptot derates linearly with 5.5 mW/K above 60 C. For DHVQFN14 packages: Ptot derates linearly with 4.5 mW/K above 60 C. 8. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions 74HC4066 74HCT4066 Unit Min Typ Max Min Typ Max 2.0 5.0 10.0 4.5 5.0 5.5 V input voltage GND - VCC GND - VCC V VSW switch voltage GND - VCC GND - VCC V Tamb ambient temperature C t/V input transition rise and fall rate VCC supply voltage VI 74HC_HCT4066 Product data sheet 40 +25 +125 40 +25 +125 VCC = 2.0 V - - 625 - - - ns/V VCC = 4.5 V - 1.67 139 - 1.67 139 ns/V VCC = 6.0 V - - 83 - - - ns/V VCC = 10.0 V - - 35 - - - ns/V All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2015 © NXP Semiconductors N.V. 2015. All rights reserved. 4 of 24 74HC4066; 74HCT4066 NXP Semiconductors Quad single-pole single-throw analog switch 9. Static characteristics Table 6. RON resistance per switch for types 74HC4066 and 74HCT4066 VI = VIH or VIL; for test circuit see Figure 6. Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input. Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output. For 74HC4066: VCC  GND = 2.0 V, 4.5 V, 6.0 V and 9.0 V. For 74HCT4066: VCC  GND = 4.5 V. Symbol RON(peak) Parameter ON resistance (peak) 40 C to +85 C Conditions Min Max Min Max - - - - -  VCC = 4.5 V; ISW = 1000 A - 54 - 118 142  VCC = 6.0 V; ISW = 1000 A - 42 - 105 126  VCC = 9.0 V; ISW = 1000 A - 32 - 88 105  - 80 - - -  VCC = 4.5 V; ISW = 1000 A - 35 - 95 115  VCC = 6.0 V; ISW = 1000 A - 27 - 82 100  VCC = 9.0 V; ISW = 1000 A - 20 - 70 85  - 100 - - -  Vis = VCC to GND VCC = 2.0 V; ISW = 100 A RON(rail) ON resistance (rail) 40 C to +125 C Unit Typ[1] [2] Vis = GND VCC = 2.0 V; ISW = 100 A [2] Vis = VCC VCC = 2.0 V; ISW = 100 A RON ON resistance mismatch between channels [2] VCC = 4.5 V; ISW = 1000 A - 42 - 106 128  VCC = 6.0 V; ISW = 1000 A - 35 - 94 113  VCC = 9.0 V; ISW = 1000 A - 20 - 78 95  Vis = VCC to GND - - - - -  VCC = 4.5 V - 5 - - -  VCC = 6.0 V - 4 - - -  VCC = 9.0 V - 3 - - -  VCC = 2.0 V [2] [1] Typical values are measured at Tamb = 25 C. [2] At supply voltages (VCC  GND) approaching 2 V, the analog switch ON resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital signals only, when using these supply voltages. 74HC_HCT4066 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2015 © NXP Semiconductors N.V. 2015. All rights reserved. 5 of 24 74HC4066; 74HCT4066 NXP Semiconductors Quad single-pole single-throw analog switch DDD  521 ȍ 9&& 9  9 96:  9 9&&  Q( 9,+ Q< 9LV Q=  *1' ,6:        9LV 9 DDD Vis = 0 V to VCC Vis = 0 V to VCC V SW R ON = --------I SW Fig 6. Test circuit for measuring RON Fig 7. Typical RON as a function of input voltage Vis Table 7. Static characteristics 74HC4066 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input. Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output. Symbol Parameter Conditions Min Typ[1] Max Unit Tamb = 40 C to +85 C VIH VIL II IS(OFF) HIGH-level input voltage LOW-level input voltage input leakage current OFF-state leakage current VCC = 2.0 V 1.5 1.2 - V VCC = 4.5 V 3.15 2.4 - V VCC = 6.0 V 4.2 3.2 - V VCC = 9.0 V 6.3 4.7 - V VCC = 2.0 V - 0.8 0.5 V VCC = 4.5 V - 2.1 1.35 V VCC = 6.0 V - 2.8 1.80 V VCC = 9.0 V - 4.3 2.70 V VCC = 6.0 V - - 1.0 A VCC = 10.0 V - - 2.0 A - - 1.0 A - - 1.0 A VI = VCC or GND VCC = 10.0 V; VI = VIH or VIL; VSW = VCC  GND; see Figure 8 per channel IS(ON) ON-state leakage current 74HC_HCT4066 Product data sheet VCC = 10.0 V; VI = VIH or VIL; VSW = VCC  GND; see Figure 9 All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2015 © NXP Semiconductors N.V. 2015. All rights reserved. 6 of 24 74HC4066; 74HCT4066 NXP Semiconductors Quad single-pole single-throw analog switch Table 7. Static characteristics 74HC4066 …continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input. Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output. Min Typ[1] Max Unit VCC = 6.0 V - - 20.0 A VCC = 10.0 V - - 40.0 A Symbol Parameter Conditions ICC supply current VI = VCC or GND; Vis = GND or VCC; Vos = VCC or GND CI input capacitance - 3.5 - pF Csw switch capacitance - 8 - pF VCC = 2.0 V 1.5 - - V VCC = 4.5 V 3.15 - - V VCC = 6.0 V 4.2 - - V VCC = 9.0 V 6.3 - - V VCC = 2.0 V - - 0.50 V VCC = 4.5 V - - 1.35 V VCC = 6.0 V - - 1.80 V VCC = 9.0 V - - 2.70 V VCC = 6.0 V - - 1.0 A VCC = 10.0 V - - 2.0 A - - 1.0 A - - 1.0 A VCC = 6.0 V - - 40 A VCC = 10.0 V - - 80 A Conditions Min Typ[1] Max VCC = 4.5 V to 5.5 V 2.0 1.6 - Tamb = 40 C to +125 C HIGH-level input voltage VIH LOW-level input voltage VIL input leakage current II VI = VCC or GND IS(OFF) OFF-state leakage current VCC = 10.0 V; VI = VIH or VIL; VSW = VCC  GND; see Figure 8 IS(ON) ON-state leakage current VCC = 10.0 V; VI = VIH or VIL; VSW = VCC  GND; see Figure 9 ICC supply current VI = VCC or GND; Vis = GND or VCC; Vos = VCC or GND per channel [1] Typical values are measured at Tamb = 25 C. Table 8. Static characteristics 74HCT4066 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input. Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output. Symbol Parameter Unit Tamb = 40 C to +85 C VIH HIGH-level input voltage VIL LOW-level input voltage VCC = 4.5 V to 5.5 V - 1.2 0.8 V II input leakage current VI = VCC or GND; VCC = 5.5 V - - 1.0 A 74HC_HCT4066 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2015 V © NXP Semiconductors N.V. 2015. All rights reserved. 7 of 24 74HC4066; 74HCT4066 NXP Semiconductors Quad single-pole single-throw analog switch Table 8. Static characteristics 74HCT4066 …continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input. Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output. Symbol Parameter Conditions IS(OFF) OFF-state leakage current VCC = 5.5 V; VI = VIH or VIL; VSW = VCC  GND; see Figure 8 per channel Min Typ[1] Max Unit - - 1.0 A IS(ON) ON-state leakage current VCC = 5.5 V; VI = VIH or VIL; VSW = VCC  GND; see Figure 9 - - 1.0 A ICC supply current VI = VCC or GND; Vis = GND or VCC; Vos = VCC or GND; VCC = 4.5 V to 5.5 V - - 20.0 A ICC additional supply current per input pin; VI = VCC  2.1 V; other inputs at VCC or GND; VCC = 4.5 V to 5.5 V - 100 450 A CI input capacitance - 3.5 - pF Csw switch capacitance - 8 - pF Tamb = 40 C to +125 C VIH HIGH-level input voltage VCC = 4.5 V to 5.5 V 2.0 - - V VIL LOW-level input voltage VCC = 4.5 V to 5.5 V - - 0.8 V II input leakage current VI = VCC or GND; VCC = 5.5 V - - 1.0 A IS(OFF) OFF-state leakage current VCC = 5.5 V; VI = VIH or VIL; VSW = VCC  GND; see Figure 8 - - 1.0 A per channel IS(ON) ON-state leakage current VCC = 5.5 V; VI = VIH or VIL; VSW = VCC  GND; see Figure 9 - - 1.0 A ICC supply current VI = VCC or GND; Vis = GND or VCC; Vos = VCC or GND; VCC = 4.5 V to 5.5 V - - 40 A ICC additional supply current per input pin; VI = VCC  2.1 V; other inputs at VCC or GND; VCC = 4.5 V to 5.5 V - - 490 A [1] Typical values are measured at Tamb = 25 C. 9&& 9&& ( 9,/ ,6: 9LV 9,+
74HCT4066DB,112 价格&库存

很抱歉,暂时无法提供与“74HCT4066DB,112”相匹配的价格&库存,您可以联系我们找货

免费人工找货