0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
HEF4521BP,652

HEF4521BP,652

  • 厂商:

    NXP(恩智浦)

  • 封装:

    DIP16_300MIL

  • 描述:

    IC FREQ DIVIDER 24STG 16DIP

  • 数据手册
  • 价格&库存
HEF4521BP,652 数据手册
HEF4521B 24-stage frequency divider and oscillator Rev. 8 — 3 December 2021 Product data sheet 1. General description The HEF4521B consists of a chain of 24 toggle flip-flops with an overriding asynchronous master reset input (MR), and an input circuit that allows three modes of operation. The single inverting stage (A2 to Y2) functions as: a crystal oscillator, an input buffer for an external oscillator or in combination with A1 as an RC oscillator. The crystal oscillator operates in Low-power mode when pins VSS1 and VDD1 are supplied via external resistors. Each flip-flop divides the frequency of the previous flip-flop by two, consequently the HEF4521B 24 counts up to 2 = 16777216. The counting advances on the HIGH-to-LOW transition of the 18 24 clock (A2). The outputs from each of the last seven stages (2 to 2 ) are available for additional flexibility. It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input. 2. Features and benefits • • • • • • • • • • Wide supply voltage range from 3.0 V to 15.0 V CMOS low power dissipation High noise immunity Low power crystal oscillator operation Fully static operation 5 V, 10 V, and 15 V parametric ratings Standardized symmetrical output characteristics Complies with JEDEC standard JESD 13-B ESD protection: • HBM JESD22-A114F exceeds 2000 V • MM JESD22-A115-A exceeds 200 V Specified from -40 °C to +85 °C 3. Ordering information Table 1. Ordering information Type number Package HEF4521BT Temperature range Name Description Version -40 °C to +85 °C SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 HEF4521B Nexperia 24-stage frequency divider and oscillator 4. Functional diagram 5 4 VDD1 6 3 2 Y2 A2 9 MR A1 CP STAGES 1 to 8 CD VSS1 Q8 CP STAGES 9 to 16 CD CP Q16 STAGES 17 to 24 CD Q24 Q18 Q19 Q20 Q21 Q22 Q23 1 Fig. 1. 10 11 13 14 15 7 001aae708 Functional diagram VDD1 VDD A2 to FFs to logic VSS VSS1 Y2 Fig. 2. 12 Y1 001aae711 Schematic diagram of clock input circuitry HEF4521B Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 2 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator Y2 A2 VSS1 Q FF 1 T Q FF 2 T Q FF 3 T Q FF 4 T Q FF 5 T Q FF 6 T Q FF 7 T Q FF 8 T CD CD CD CD CD CD CD CD Q FF 9 T Q FF 10 T Q FF 11 T Q FF 12 T Q FF 13 T Q FF 14 T Q FF 15 T Q FF 16 T CD CD CD CD CD CD CD CD Q FF 17 T Q FF 18 T Q FF 19 T Q FF 20 T Q FF 21 T Q FF 22 T Q FF 23 T Q FF 24 T CD CD CD CD CD CD CD CD MR A1 VDD1 Q24 Q18 Q19 Q20 Q21 Q22 Q23 Y1 001aae710 Fig. 3. Logic diagram HEF4521B Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 3 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator 5. Pinning information 5.1. Pinning HEF4521B Q24 1 16 VDD MR 2 15 Q23 VSS1 3 14 Q22 Y2 4 13 Q21 VDD1 5 12 Q20 A2 6 11 Q19 Y1 7 10 Q18 VSS 8 9 A1 001aae709 Fig. 4. Pin configuration for SOT109-1 (SO16) 5.2. Pin description Table 2. Pin description Symbol Pin Description MR 2 master reset input VSS1 3 ground supply voltage 1 VDD1 5 supply voltage 1 Y1, Y2 7, 4 external oscillator connection VSS 8 ground supply voltage A1, A2 9, 6 external oscillator connection Q18, Q19, Q20, Q21, Q22, Q23, Q24 10, 11, 12, 13, 14, 15, 1 output VDD 16 supply voltage 6. Count capacity Table 3. Count capacity Output Count capacity Q18 2 18 = 262144 2 19 = 524288 2 20 = 1048576 2 21 = 2097152 Q22 2 22 = 4194304 Q23 2 23 = 8388608 2 24 = 16777216 Q19 Q20 Q21 Q24 HEF4521B Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 4 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator 7. Functional test A test function has been included to reduce the test time required to test all 24 counter stages. This test function divides the counter into three 8-stage sections by connecting VSS1 to VDD and VDD1 to VSS. 255 counts are loaded into each of the 8-stage sections in parallel via A2 (connected to Y2). All flip-flops are now at a HIGH level. The counter is now returned to the normal 24-stage in series configuration by connecting VSS1 to VSS and VDD1 to VDD. Entering one more pulse into input A2 causes the counter to ripple from an all HIGH state to an all LOW state. Table 4. Functional test sequence H = HIGH voltage level; L = LOW voltage level; ↓ = HIGH to LOW transition. Inputs Control terminals Outputs Remarks MR A2 Y2 VSS1 VDD1 Q18 to Q24 H L L VDD VSS L L [1] [1] VDD VSS H L L L VSS VSS H VSS1 is connected to VSS. L H L VSS VSS H The input A2 is made HIGH. L H L VSS VDD H VDD1 is connected to VDD; Y2 is now made floating and 24 becomes an output; the device is now in the 2 mode. L ↓ VSS VDD L Counter ripples from an all HIGH state to an all LOW state. [1] Counter is in three 8-stage sections in parallel mode; A2 and Y2 are interconnected (Y2 is now input); counter is reset by MR. 255 pulses are clocked into A2, Y2. The counter advances on the LOW to HIGH transition. 8. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter VDD supply voltage IIK input clamping current VI input voltage IOK output clamping current II/O input/output current IDD supply current Tstg storage temperature Tamb ambient temperature Ptot total power dissipation P power dissipation HEF4521B Product data sheet Conditions Min Max Unit -0.5 +18 V - ±10 mA -0.5 VDD + 0.5 - ±10 mA - ±10 mA - ±100 mA -65 +150 °C -40 +85 °C Tamb -40 °C to +85 °C - 500 mW per output - 100 mW VI < -0.5 V or VI > VDD + 0.5 V VO < -0.5 V or VO > VDD + 0.5 V to any supply terminal All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © V Nexperia B.V. 2021. All rights reserved 5 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator 9. Recommended operating conditions Table 6. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit VDD supply voltage 3 - 15 V VI input voltage 0 - VDD V Tamb ambient temperature in free air -40 - +85 °C Δt/ΔV input transition rise and fall rate VDD = 5 V - - 3.75 μs/V VDD = 10 V - - 0.5 μs/V VDD = 15 V - - 0.08 μs/V 10. Static characteristics Table 7. Static characteristics VSS = 0 V; VI = VSS or VDD unless otherwise specified. Symbol Parameter VIH VIL VOH VOL IOH IOL VDD Tamb = -40 °C Tamb = +25 °C Tamb = +85 °C Unit Min Max Min Max Min Max 5V 3.5 - 3.5 - 3.5 - V 10 V 7.0 - 7.0 - 7.0 - V 15 V 11.0 - 11.0 - 11.0 - V 5V - 1.5 - 1.5 - 1.5 V 10 V - 3.0 - 3.0 - 3.0 V 15 V - 4.0 - 4.0 - 4.0 V 5V 4.95 - 4.95 - 4.95 - V 10 V 9.95 - 9.95 - 9.95 - V 15 V 14.95 - 14.95 - 14.95 - V 5V - 0.05 - 0.05 - 0.05 V 10 V - 0.05 - 0.05 - 0.05 V 15 V - 0.05 - 0.05 - 0.05 V HIGH-level output current VO = 2.5 V 5V - -1.7 - -1.4 - -1.1 mA VO = 4.6 V 5V - -0.52 - -0.44 - -0.36 mA VO = 9.5 V 10 V - -1.3 - -1.1 - -0.9 mA VO = 13.5 V 15 V - -3.6 - -3.0 - -2.4 mA VO = 0.4 V 5V 0.52 - 0.44 - 0.36 - mA VO = 0.5 V 10 V 1.3 - 1.1 - 0.9 - mA VO = 1.5 V 15 V 3.6 - 3.0 - 2.4 - mA 15 V - ±0.3 - ±0.3 - ±1.0 μA 5V - 20 - 20 - 150 μA 10 V - 40 - 40 - 300 μA 15 V - 80 - 80 - 600 μA - - - - 7.5 - - pF HIGH-level input voltage LOW-level input voltage |IO| < 1 μA |IO| < 1 μA HIGH-level output voltage |IO| < 1 μA LOW-level output voltage LOW-level output current II input leakage current IDD supply current CI Conditions input capacitance HEF4521B Product data sheet |IO| < 1 μA IO = 0 A All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 6 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator 11. Dynamic characteristics Table 8. Dynamic characteristics VSS = 0 V; Tamb = 25 °C unless otherwise specified; for test circuit see Fig. 6. Symbol Parameter Conditions VDD Extrapolation formula[1] tPHL HIGH to LOW propagation delay A2 to Q18; see Fig. 5 5V Qn to Qn + 1; see Fig. 5 MR to Qn A1 to Y1; see Fig. 5 tPLH LOW to HIGH propagation delay A2 to Q18; see Fig. 5 Qn to Qn + 1; see Fig. 5 A1 to Y1; see Fig. 5 tt transition time tW pulse width trec recovery time fmax [1] maximum frequency Qn; see Fig. 5 Min Typ Max Unit 923 ns + (0.55 ns/pF)CL - 950 1900 ns 10 V 339 ns + (0.23 ns/pF)CL - 350 700 ns 15 V 212 ns + (0.16 ns/pF)CL - 220 440 ns 5V 13 ns + (0.55 ns/pF)CL - 40 80 ns 10 V 4 ns + (0.23 ns/pF)CL - 15 30 ns 15 V 2 ns + (0.16 ns/pF)CL - 10 20 ns 5V 93 ns + (0.55 ns/pF)CL - 120 240 ns 10 V 44 ns + (0.23 ns/pF)CL - 55 110 ns 15 V 32 ns + (0.16 ns/pF)CL - 40 80 ns 5V 63 ns + (0.55 ns/pF)CL - 90 180 ns 10 V 24 ns + (0.23 ns/pF)CL - 35 70 ns 15 V 17 ns + (0.16 ns/pF)CL - 25 50 ns 5V 923 ns + (0.55 ns/pF)CL - 950 1900 ns 10 V 339 ns + (0.23 ns/pF)CL - 350 700 ns 15 V 212 ns + (0.16 ns/pF)CL - 220 440 ns 5V 13 ns + (0.55 ns/pF)CL - 40 80 ns 10 V 4 ns + (0.23 ns/pF)CL - 15 30 ns 15 V 2 ns + (0.16 ns/pF)CL - 10 20 ns 5V 33 ns + (0.55 ns/pF)CL - 60 120 ns 10 V 19 ns + (0.23 ns/pF)CL - 30 60 ns 15 V 12 ns + (0.16 ns/pF)CL - 20 40 ns 5V 10 ns + (1.00 ns/pF)CL - 60 120 ns 10 V 9 ns + (0.42 ns/pF)CL - 30 60 ns 15 V 6 ns + (0.28 ns/pF)CL - 20 40 ns A2 HIGH; minimum width; see Fig. 5 5V 80 40 - ns 10 V 40 20 - ns 15 V 30 15 - ns MR HIGH; minimum width; see Fig. 5 5V 70 35 - ns 10 V 40 20 - ns 15 V 30 15 - ns MR; see Fig. 5 5V +20 -10 - ns 10 V +15 -5 - ns 15 V 15 0 - ns 5V 6 12 - MHz 10 V 12 25 - MHz 15 V 17 35 - MHz A1; see Fig. 5 The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (CL in pF). HEF4521B Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 7 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator Table 9. Dynamic power dissipation PD PD can be calculated from the formulas shown. VSS = 0 V; tr = tf ≤ 20 ns; Tamb = 25 °C. Symbol Parameter PD dynamic power dissipation VDD Typical formula for PD (μW) where: 5V PD = 1200 × fi + Σ(fo × CL) × VDD 10 V PD = 5100 × fi + Σ(fo × CL) × VDD 15 V PD = 13050 × fi + Σ(fo × CL) × VDD 2 fi = input frequency in MHz, fo = output frequency in MHz, CL = output load capacitance in pF, VDD = supply voltage in V, Σ(CL × fo) = sum of the outputs. 2 2 11.1. Waveforms and test circuit VI VM MR input 0V tW 1/fmax VI A2 input VM 0V trec tW tPHL VOH tPLH 90 % Qn output 10 % VOL tt tt 001aae712 a. Pulse widths, maximum frequency, recovery and transition times, and A2 to Qn propagation delays VI A1 input 0V VOH VM Qn output tPLH tPHL VOH VM VOL tPLH tPHL VOH Y1 output VM Qn + 1 output VOL VM VOL Y1 propagation delays Qn to Qn + 1 propagation delays 001aak015 b. A1 to Y1, MR to Qn, and Qn to Qn + 1 propagation delays Measurement points are given in Table 10. The logic levels VOH and VOL are typical output voltage levels that occur with the output load. Fig. 5. Waveforms showing measurement of dynamic characteristics Table 10. Measurement points Supply voltage Input Output VDD VM VM 5 V to 15 V 0.5VDD 0.5VDD HEF4521B Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 8 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator tW VI 90 % negative pulse 90 % VM VM 10 % 0V VI 10 % tf tr tr tf 90 % positive pulse 90 % VM VM 10 % 0V 10 % tW 001aaj781 a. Input waveforms VDD G VI VO DUT CL RT 001aag182 b. Test circuit Test data is given in Table 11. Definitions for test circuit: CL = Load capacitance including jig and probe capacitance; RT = Termination resistance should be equal to output impedance Zo of the pulse generator. Fig. 6. Test circuit for measuring switching times Table 11. Test data Supply Input VDD VI tr, tf CL 5 V to 15 V VSS or VDD ≤ 20 ns 50 pF Load 12. Application information VDD Ro R(1) 1.8 MΩ VDD VDD1 Y1 Y2 Q18 A1 A2 CS HEF4521B CT Q24 MR VSS VSS1 R(1) 001aae713 (1) Optional for low power operation. For typical characteristics of this crystal oscillator, see Table 12. Fig. 7. Crystal oscillator circuit HEF4521B Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 9 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator Table 12. Typical characteristics for crystal oscillator Parameter 500 kHz circuit 50 kHz circuit Unit Crystal characteristics Resonance frequency 500 50 kHz Crystal cut S N - Equivalent resistance; RS 1 6.2 kΩ Ro 47 750 kΩ CT 82 82 pF CS 20 20 pF External resistor/capacitor values RS VDD A2 (1) fosc (kHz) VDD1 Y1 Y2 Q18 A1 001aae715 102 VDD RTC C 10 (2) HEF4521B 1 Q24 MR VSS VSS1 10- 1 1 10- 1 001aae714 ; 10 1 102 RTC (kΩ) 103 10 C (nF) 102 VDD = 10 V; The test circuit is shown in Fig. 8. (1) RTC; C = 1 nF; RS » 2 RTC. (2) C; RTC = 56 kΩ; RS = 120 kΩ. , where: f is in Hz, R is in Ω, and C is in F. , where: VIL(max) = maximum input voltage LOW; II = input leakage current. Fig. 8. RC oscillator circuit HEF4521B Product data sheet Fig. 9. Oscillator frequency as a function of RTC and C All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 10 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator 001aae658 12.5 gfs (mA/V) 10 (1) 7.5 (2) Rbias 560 kΩ 0.47 µF Vi (f = 1 kHz) (3) 5 VDD A2 Y2 input output 100 µF 2.5 A io 0 VSS 0 5 10 VDD (V) 001aae820 gfs = dio/dvi with vo constant (see Fig. 11). Fig. 10. Test setup for measuring forward transconductance Tamb = 25 °C. s = observed standard deviation. (1) Average +2s (2) Average (3) Average -2s Fig. 11. Typical forward transconductance gfs as a function of the supply voltage 001aae716 75 15 001aae717 20 IDD (mA) gain (VO/VI) 15 50 typ typ 10 25 5 0 0 5 10 VDD (V) 0 15 For test setup, see Fig. 14. 0 5 10 VDD (V) 15 For test setup, see Fig. 14. Fig. 12. Voltage gain VO/VI as a function of supply voltage Fig. 13. Supply current as a function of supply voltage 330 kΩ A2 Y2 001aae718 Fig. 14. Test setup for measuring the voltage gain and supply current graphs HEF4521B Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 11 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator 13. Package outline SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 D E A X c y HE v M A Z 16 9 Q A2 A (A 3) A1 pin 1 index θ Lp 1 L 8 e w M bp 0 2.5 detail X 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (1) e HE L Lp Q v w y Z (1) mm 1.75 0.25 0.10 1.45 1.25 0.25 0.49 0.36 0.25 0.19 10.0 9.8 4.0 3.8 1.27 6.2 5.8 1.05 1.0 0.4 0.7 0.6 0.25 0.25 0.1 0.7 0.3 inches 0.069 0.010 0.057 0.004 0.049 0.01 0.019 0.0100 0.39 0.014 0.0075 0.38 0.16 0.15 0.05 0.039 0.016 0.028 0.020 0.01 0.01 0.004 0.028 0.012 0.244 0.041 0.228 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. REFERENCES OUTLINE VERSION IEC JEDEC SOT109-1 076E07 MS-012 JEITA EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-19 Fig. 15. Package outline SOT109-1 (SO16) HEF4521B Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 12 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator 14. Abbreviations Table 13. Abbreviations Acronym Description CMOS Complementary Metal Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model 15. Revision history Table 14. Revision history Document ID Release date Data sheet status Change notice Supersedes HEF4521B v.8 20211203 Product data sheet - HEF4521B v.7 Modifications: • • • • The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Section 2 updated. Section 14 added. HEF4521B v.7 20160330 Modifications: • HEF4521B v.6 20111121 Modifications: • • • • HEF4521B v.5 20091105 Product data sheet - HEF4521B v.4 HEF4521B v.4 20090421 Product data sheet - HEF4521B_CNV v.3 HEF4521B_CNV v.3 19950101 Product specification - HEF4521B_CNV v.2 HEF4521B_CNV v.2 19950101 Product specification - - HEF4521B Product data sheet Product data sheet - HEF4521B v.6 Type number HEF4521BP (SOT38-4) removed. Product data sheet - HEF4521B v.5 Section Applications removed Table 4: added references to Table note [1] and [2] Table 7: IOH minimum values changed to maximum Fig. 11: space between "2" and "s" removed in figure notes [1] and [3] All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 13 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator 16. Legal information injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk. Data sheet status Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] [2] [3] Please consult the most recently issued document before initiating or completing a design. The term 'short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com. Definitions Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. Disclaimers Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia’s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal HEF4521B Product data sheet Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia’s warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia’s specifications such use shall be solely at customer’s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia’s standard warranty and Nexperia’s product specifications. Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 14 / 15 HEF4521B Nexperia 24-stage frequency divider and oscillator Contents 1. General description...................................................... 1 2. Features and benefits.................................................. 1 3. Ordering information....................................................1 4. Functional diagram.......................................................2 5. Pinning information......................................................4 5.1. Pinning.........................................................................4 5.2. Pin description............................................................. 4 6. Count capacity..............................................................4 7. Functional test.............................................................. 5 8. Limiting values............................................................. 5 9. Recommended operating conditions..........................6 10. Static characteristics..................................................6 11. Dynamic characteristics.............................................7 11.1. Waveforms and test circuit........................................ 8 12. Application information............................................. 9 13. Package outline........................................................ 12 14. Abbreviations............................................................ 13 15. Revision history........................................................13 16. Legal information......................................................14 © Nexperia B.V. 2021. All rights reserved For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 3 December 2021 HEF4521B Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 3 December 2021 © Nexperia B.V. 2021. All rights reserved 15 / 15
HEF4521BP,652 价格&库存

很抱歉,暂时无法提供与“HEF4521BP,652”相匹配的价格&库存,您可以联系我们找货

免费人工找货