MPC9653FA

MOTOROLA Freescale Semiconductor, Inc. SEMICONDUCTOR TECHNICAL DATA 3.3V 1:8 LVCMOS PLL Clock Generator Freescale Semiconductor, Inc... The MPC9653 is a 3.3V compatible, 1:8 PLL based clock generator and zero-delay buffer targeted for high performance low-skew clock distribution in mid-range to high-performance telecom, networking and computing applications. With output frequencies up to 125 MHz and output skews less than 150 ps the device meets the needs of the most demanding clock applications. Features • 1:8 PLL based low-voltage clock generator • • • • • • • • • • Order Number: MPC9653/D Rev 3, 02/2003 MPC9653 LOW VOLTAGE 3.3V LVCMOS 1:8 PLL CLOCK GENERATOR Supports zero-delay operation 3.3V power supply Generates clock signals up to 125 MHz Maximum output skew of 150 ps Differential LVPECL reference clock input External PLL feedback Drives up to 16 clock lines 32 lead LQFP packaging Ambient temperature range 0°C to +70°C Pin and function compatible to the MPC953 FA SUFFIX Functional Description 32 LEAD LQFP PACKAGE The MPC9653 utilizes PLL technology to frequency lock its outputs CASE 873A onto an input reference clock. Normal operation of the MPC9653 requires the connection of the QFB output to the feedback input to close the PLL feedback path (external feedback). With the PLL locked, the output frequency is equal to the reference frequency of the device and VCO_SEL selects the operating frequency range of 25 to 62.5 MHz or 50 to 125 MHz. The two available post-PLL dividers selected by VCO_SEL (divide-by-4 or divide-by-8) and the reference clock frequency determine the VCO frequency. Both must be selected to match the VCO frequency range. The internal VCO of the MPC9653 is running at either 4x or 8x of the reference clock frequency. The MPC9653 has a differential LVPECL reference input along with an external feedback input. The device is ideal for use as a zero delay, low skew fanout buffer. The device performance has been tuned and optimized for zero delay performance. The PLL_EN and BYPASS controls select the PLL bypass configuration for test and diagnosis. In this configuration, the selected input reference clock is bypassing the PLL and routed either to the output dividers or directly to the outputs. The PLL bypass configurations are fully static and the minimum clock frequency specification and all other PLL characteristics do not apply. The outputs can be disabled (high-impedance) and the device reset by asserting the MR/OE pin. Asserting MR/OE also causes the PLL to loose lock due to missing feedback signal presence at FB_IN. Deasserting MR/OE will enable the outputs and close the phase locked loop, enabling the PLL to recover to normal operation. The MPC9653 is fully 3.3V compatible and requires no external loop filter components. The inputs (except PCLK) accept LVCMOS except signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 transmission lines. For series terminated transmission lines, each of the MPC9653 outputs can drive one or two traces giving the devices an effective fanout of 1:16. The device is packaged in a 7x7 mm2 32-lead LQFP package. W  Motorola, Inc. 2003 For More Information On This Product, 1 Go to: www.freescale.com Freescale Semiconductor, Inc. MPC9653 VCC Q0 2⋅25k ÷1 0 PCLK PCLK & Ref 0 ÷2 1 VCO 0 ÷4 Q1 1 1 Q2 Q3 PLL 200–500 MHz Q4 VCC 25k Q5 FB_IN FB VCC 3⋅25k Q6 Q7 QFB VCO_SEL BYPASS MR/OE 25k Q1 VCC Q2 GND Q3 VCC Q4 GND Figure 1. MPC9653 Logic Diagram 24 23 22 21 20 19 18 17 GND 25 16 Q5 Q0 26 15 VCC VCC 27 14 Q6 QFB 28 13 GND GND 29 12 Q7 PLL_EN 30 11 VCC BYPASS 31 10 MR/OE VCO_SEL 32 9 PCLK 1 2 3 4 5 6 7 8 FB_IN NC NC NC NC GND PCLK MPC9653 VCC_PLL Freescale Semiconductor, Inc... PLL_EN Figure 2. MPC9653 32–Lead Package Pinout (Top View) MOTOROLA For More Information On This Product, 2 Go to: www.freescale.com TIMING SOLUTIONS Freescale Semiconductor, Inc. MPC9653 Table 1: PIN CONFIGURATION Freescale Semiconductor, Inc... Pin I/O Type Function PCLK, PCLK Input LVPECL PECL reference clock signal FB_IN Input LVCMOS PLL feedback signal input, connect to QFB VCO_SEL Input LVCMOS Operating frequency range select BYPASS Input LVCMOS PLL and output divider bypass select PLL_EN Input LVCMOS PLL enable/disable MR/OE Input LVCMOS Output enable/disable (high-impedance tristate) and device reset Q0-7 Output LVCMOS Clock outputs QFB Output LVCMOS Clock output for PLL feedback, connect to FB_IN GND Supply Ground Negative power supply (GND) VCC_PLL Supply VCC PLL positive power supply (analog power supply). It is recommended to use an external RC filter for the analog power supply pin VCC_PLL. Please see applications section for details. VCC Supply VCC Positive power supply for I/O and core. All VCC pins must be connected to the positive power supply for correct operation Table 2: FUNCTION TABLE Control Default 0 1 PLL_EN 1 Test mode with PLL bypassed. The reference clock (PCLK) is substituted for the internal VCO output. MPC9653 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable. Selects the VCO outputa BYPASS 1 Test mode with PLL and output dividers bypassed. The reference clock (PCLK) is directly routed to the outputs. MPC9653 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable. Selects the output dividers. VCO_SEL 1 VCO ÷ 1 (High frequency range). fREF = fQ0-7 = 4 ⋅ fVCO VCO ÷ 2 (Low output range). fREF = fQ0-7 = 8 ⋅ fVCO MR/OE 0 Outputs enabled (active) Outputs disabled (high-impedance state) and reset of the device. During reset the PLL feedback loop is open. The VCO is tied to its lowest frequency. The length of the reset pulse should be greater than one reference clock cycle (PCLK). a. PLL operation requires BYPASS=1 and PLL_EN=1. TIMING SOLUTIONS For More Information On This Product, 3 Go to: www.freescale.com MOTOROLA Freescale Semiconductor, Inc. MPC9653 Table 3: GENERAL SPECIFICATIONS Symbol Characteristics Min Typ Max Unit Output Termination Voltage ESD Protection (Machine Model) 200 HBM ESD Protection (Human Body Model) 2000 V Latch–Up Immunity 200 mA LU VCC B2 VTT MM Condition V V CPD Power Dissipation Capacitance 10 pF Per output CIN Input Capacitance 4.0 pF Inputs Table 4: ABSOLUTE MAXIMUM RATINGSa Freescale Semiconductor, Inc... Symbol Characteristics Min Max Unit VCC Supply Voltage -0.3 3.9 V VIN DC Input Voltage -0.3 VCC+0.3 V DC Output Voltage -0.3 VOUT IIN IOUT VCC+0.3 V DC Input Current ±20 mA DC Output Current ±50 mA Condition TS Storage Temperature -65 125 °C a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied. Table 5: DC CHARACTERISTICS (VCC = 3.3V ± 5%, TA = 0°C to 70°C) Symbol VIH VIL VPP VCMRa VOH Characteristics Typ 2.0 Input low voltage Peak-to-peak input voltage (PCLK) 300 Common Mode Range (PCLK) 1.0 Output High Voltage VOL Output Low Voltage ZOUT IIN Output impedance Input Currentc ICC_PLL ICCQd Min Input high voltage Max Unit VCC + 0.3 0.8 V LVCMOS V LVCMOS mV LVPECL V LVPECL V IOH=-24 mAb IOL= 24 mA IOL= 12 mA VCC-0.6 2.4 0.55 0.30 14 - 17 Maximum PLL Supply Current 5.0 V V W ±200 µA 10 mA Condition VIN=VCC or GND VCC_PLL Pin Maximum Quiescent Supply Current 10 mA All VCC Pins a VCMR (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the VCMR range and the input swing lies within the VPP (DC) specification. b The MPC9653 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of VTT. Alternatively, the device drives up to two 50Ω series terminated transmission lines. The MPC9653 meets the VOH and VOL specification of the MPC953 (VOH > VCC–0.6V at IOH=–20mA and VOL > 0.6V at IOL=20mA). c Inputs have pull-down or pull–up resistors affecting the input current. d OE/MR=1 (outputs in high–impedance state). MOTOROLA For More Information On This Product, 4 Go to: www.freescale.com TIMING SOLUTIONS Freescale Semiconductor, Inc. MPC9653 Table 6: AC CHARACTERISTICS (VCC = 3.3V ± 5%, TA = 0°C to 70°C)a Symbol fREF fVCO fMAX VPP VCMRf tPW,MIN t(∅) Freescale Semiconductor, Inc... tPD tsk(O) tsk(PP) DC Characteristics Max Unit Condition ÷4 feedbackb ÷8 feedbackc 50 25 125 62.5 MHz MHz PLL locked PLL locked Input reference frequency in PLL bypass moded VCO lock frequency rangee 0 200 MHz 200 500 MHz ÷4 feedbackb ÷8 feedbackc 50 25 125 62.5 MHz MHz PLL locked PLL locked Peak-to-peak input voltage PCLK 450 1000 mV LVPECL Common Mode Range PCLK 1.2 VCC-0.75 V LVPECL PCLK to FB_IN –75 125 ps Propagation Delay PLL and divider bypass (BYPASS=0), PCLK to Q0-7 PLL disable (BYPASS=1 and PLL_EN=0), PCLK to Q0-7 Output-to-output Skewi 1.2 3.0 3.3 7.0 ns ns 150 ps 1.5 ns BYPASS=0 55 % PLL locked 0.55 to 2.4V Input reference frequency PLL mode, external feedback Output Frequency Min Input Reference Pulse Widthg Propagation Delay (static phase offset)h 2 ns Device-to-device Skew in PLL and divider bypassj Output duty cycle 45 tR, tF tPLZ, HZ tPZL, LZ Output Rise/Fall Time 0.1 tJIT(CC) tJIT(PER) tJIT(∅) BW Typ 50 1.0 ns Output Disable Time 7.0 ns Output Enable Time 6.0 ns Cycle-to-cycle jitter 100 ps Period Jitter 100 ps I/O Phase Jitterk PLL closed loop bandwidthl PLL mode, external feedback RMS (1 σ) ÷ 4 feedbackb ÷ 8 feedbackc 25 ps 0.8 – 4 0.5 – 1.3 MHz MHz PLL locked tLOCK Maximum PLL Lock Time 10 ms AC characteristics apply for parallel output termination of 50Ω to VTT. ÷4 PLL feedback (high frequency range) requires VCO_SEL=0, PLL_EN=1, BYPASS=1 and MR/OE=0. ÷8 PLL feedback (low frequency range) requires VCO_SEL=1, PLL_EN=1, BYPASS=1 and MR/OE=0. In bypass mode, the MPC9653 divides the input reference clock. The input frequency fREF must match the VCO frequency range divided by the feedback divider ratio FB: fREF = fVCO ÷ FB. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range and the input swing lies within the VPP (AC) specification. Violation of VCMR or VPP impacts static phase offset t(∅). g Calculation of reference duty cycle limits: DCREF,MIN = tPW,MIN ⋅ fREF ⋅ 100% and DCREF,MAX = 100% – DCREF,MIN. E.g. at fREF=100 MHz the input duty cycle range is 20% < DC < 80%. h Valid for fREF=50 MHz and FB=÷8 (VCO_SEL=1). For other reference frequencies: t(∅) [ps] = 50 ps ± (1÷(120 ⋅ fREF)). i See application section for part-to-part skew calculation in PLL zero-delay mode. j For a specified temperature and voltage, includes output skew. k I/O phase jitter is reference frequency dependent. See application section for details. l -3 dB point of PLL transfer characteristics. a b c d e f TIMING SOLUTIONS For More Information On This Product, 5 Go to: www.freescale.com MOTOROLA Freescale Semiconductor, Inc. MPC9653 APPLICATIONS INFORMATION Programming the MPC9653 The MPC9653 supports output clock frequencies from 25 to 125 MHz. Two different feedback divider configurations can be used to achieve the desired frequency operation range. The feedback divider (VCO_SEL) should be used to situate the VCO in the frequency lock range between 200 and 500 MHz for stable and optimal operation. Two operating frequency ranges are supported: 25 to 62.5 MHz and 50 to 125 MHz. Table 9 illustrates the configurations supported by the MPC9653. PLL zero-delay is supported if BYPASS=1, PLL_EN=1 and the input frequency is within the specified PLL reference frequency range. Table 9: MPC9653 Configurations (QFB connected to FB_IN) BYPASS PLL_EN VCO_SEL Operation 0 X X Test mode: PLL and divider bypass 1 0 0 Test mode: PLL bypass 1 0 1 Test mode: PLL bypass 1 1 0 1 1 1 Frequency Freescale Semiconductor, Inc... Ratio n/a 0-50 MHz n/a fQ0-7 = fREF ÷ 8 fQ0-7 = fREF 0-25 MHz PLL mode (high frequency range) PLL mode (low frequency range) fQ0-7 = fREF The MPC9653 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the VCCA_PLL power supply impacts the device characteristics, for instance I/O jitter. The MPC9653 provides separate power supplies for the output buffers (VCC) and the phase-locked loop (VCCA_PLL) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the VCC_PLL pin for the MPC9653. Figure 3. illustrates a typical power supply filter scheme. The MPC9653 frequency and phase stability is most susceptible to noise with spectral content in the 100kHz to 20MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor RF. From the data sheet the ICCA current (the current sourced through the VCC_PLL pin) is typically 5 mA (10 mA maximum), assuming that a minimum of 2.985V must be maintained on the VCC_PLL pin. CF = 22 µF RF VCC_PLL VCC CF 10 nF MPC9653 VCC 33...100 nF Figure 3. VCC_PLL Power Supply Filter MOTOROLA VCO 0-200 MHz Power Supply Filtering RF = 5–15Ω Output range (fQ0-7) fQ0-7 = fREF fQ0-7 = fREF ÷ 4 50 to 125 MHz 25 to 62.5 MHz n/a fVCO = fREF ⋅ 4 fVCO = fREF ⋅ 8 The minimum values for RF and the filter capacitor CF are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in Figure 3. “VCC_PLL Power Supply Filter”, the filter cut-off frequency is around 4 kHz and the noise attenuation at 100 kHz is better than 42 dB. As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC9653 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs. Using the MPC9653 in zero–delay applications Nested clock trees are typical applications for the MPC9653. Designs using the MPC9653 as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback option of the MPC9653 clock driver allows for its use as a zero delay buffer. The PLL aligns the feedback clock output edge with the clock input reference edge resulting a near zero delay through the device (the propagation delay through the device is virtually eliminated). The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or long-term jitter), feedback path delay and the output-to-output skew error relative to the feedback output. For More Information On This Product, 6 Go to: www.freescale.com TIMING SOLUTIONS Freescale Semiconductor, Inc. MPC9653 Calculation of part-to-part skew The MPC9653 zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more MPC9653 are connected together, the maximum overall timing uncertainty from the common PCLK input to any output is: tSK(PP) = t( ∅) + tSK(O) + tPD, LINE(FB) + tJIT( ∅)
CF This maximum timing uncertainty consist of 4 components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter: Freescale Semiconductor, Inc... PCLKCommon QFBDevice 1 I/O jitter confidence factor of 99.7% (± 3s) is assumed, resulting in a worst case timing uncertainty from input to any output of -197 ps to 297 ps (at 125 MHz reference frequency) relative to PCLK: tSK(PP) = [–17ps...117ps] + [–150ps...150ps] + [(10ps @ –3)...(10ps @ 3)] + tPD, LINE(FB) tSK(PP) = [–197ps...297ps] + tPD, LINE(FB) Due to the frequency dependence of the I/O jitter, Figure 5. “Max. I/O Jitter versus frequency” can be used for a more precise timing performance analysis. tPD,LINE(FB) –t(∅) tJIT(∅) Any QDevice 1 +tSK(O) +t(∅) QFBDevice2 Any QDevice 2 tJIT(∅) +tSK(O) Max. skew tSK(PP) Figure 4. MPC9653 max. device-to-device skew Due to the statistical nature of I/O jitter a RMS value (1 s) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 10. Table 10: Confidence Factor CF CF Probability of clock edge within the distribution ± 1s 0.68268948 ± 2s 0.95449988 ± 3s 0.99730007 ± 4s 0.99993663 ± 5s 0.99999943 ± 6s 0.99999999 The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation a TIMING SOLUTIONS Figure 5. Max. I/O Jitter versus frequency Driving Transmission Lines The MPC9653 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20Ω the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Motorola application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50Ω resistance to VCC÷2. This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9653 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 6. “Single versus Dual Transmission Lines” illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9653 clock driver is effectively doubled due to its capability to drive multiple lines. For More Information On This Product, 7 Go to: www.freescale.com MOTOROLA Freescale Semiconductor, Inc. MPC9653 3.0 MPC9653 OUTPUT BUFFER RS = 36Ω 14Ω OutB tD = 3.9386 OutA MPC9653 OUTPUT BUFFER IN OutA tD = 3.8956 ZO = 50Ω RS = 36Ω VOLTAGE (V) IN 2.5 ZO = 50Ω OutB0 2.0 In 1.5 1.0 14Ω RS = 36Ω ZO = 50Ω 0.5 Freescale Semiconductor, Inc... OutB1 0 Figure 6. Single versus Dual Transmission Lines The waveform plots in Figure 7. “Single versus Dual Line Termination Waveforms” show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9653 output buffer is more than sufficient to drive 50Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9653. The output waveform in Figure 7. “Single versus Dual Line Termination Waveforms” shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36Ω series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal: = VS ( Z0 ÷ (RS+R0 +Z0)) = 50Ω || 50Ω = 36Ω || 36Ω = 14Ω = 3.0 ( 25 ÷ (18+14+25) = 1.31V At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns). VL Z0 RS R0 VL MOTOROLA 2 4 6 8 TIME (nS) 10 12 14 Figure 7. Single versus Dual Waveforms Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 8. “Optimized Dual Line Termination” should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched. MPC9653 OUTPUT BUFFER RS = 22Ω ZO = 50Ω RS = 22Ω ZO = 50Ω 14Ω 14Ω + 22Ω k 22Ω = 50Ω k 50Ω 25Ω = 25Ω Figure 8. Optimized Dual Line Termination For More Information On This Product, 8 Go to: www.freescale.com TIMING SOLUTIONS Freescale Semiconductor, Inc. MPC9653 MPC9653 DUT ZO = 50 Ω Differential Pulse Generator Z = 50 ZO = 50 Ω W RT = 50 Ω RT = 50 Ω VTT VTT Figure 9. PCLK MPC9653 AC test reference VCC VCC 2 Freescale Semiconductor, Inc... B GND PCLK VCC VCC 2 PCLK VCMR = VCC–1.3V FB_IN VCC VCC 2 B GND VPP = 0.8V B tSK(O) GND The pin–to–pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device t(PD) Figure 10. Output–to–output Skew tSK(O) VCC VCC 2 B Figure 11. Propagation delay (t(PD), static phase offset) test reference PCLK GND tP FB_IN T0 DC = tP /T0 x 100% The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage TJIT(∅) = |T0 –T1 mean| The deviation in t0 for a controlled edge with respect to a t0 mean in a random sample of cycles Figure 13. I/O Jitter Figure 12. Output Duty Cycle (DC) TN TN+1 TJIT(CC) = |TN –TN+1 | The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs Figure 14. Cycle–to–cycle Jitter TJIT(PER) = |TN –1/f0 | T0 The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles Figure 15. Period Jitter VCC=3.3V 2.4 0.55 tF tR Figure 16. Output Transition Time Test Reference TIMING SOLUTIONS For More Information On This Product, 9 Go to: www.freescale.com MOTOROLA Freescale Semiconductor, Inc. MPC9653 OUTLINE DIMENSIONS FA SUFFIX LQFP PACKAGE CASE 873A-03 ISSUE B 4X 0.20 H A–B D 6 D1 e/2 D1/2 PIN 1 INDEX 32 3 A, B, D 25 1 Freescale Semiconductor, Inc... E1/2 A F B 6 E1 E 4 F DETAIL G 17 8 9 7 E/2 DETAIL G NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DATUMS A, B, AND D TO BE DETERMINED AT DATUM PLANE H. 4. DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE C. 5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08–mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION: 0.07–mm. 6. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25–mm PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH. 7. EXACT SHAPE OF EACH CORNER IS OPTIONAL. 8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1–mm AND 0.25–mm FROM THE LEAD TIP. D D/2 4 D 4X 0.20 C A–B D H 28X e 32X 0.1 C SEATING PLANE C DETAIL AD BASE METAL PLATING ÉÉÉÉ ÉÉÉÉ b1 c 8X b ( q1_) 0.20 R R2 A2 0.25 GAUGE PLANE A1 (S) L (L1) DETAIL AD MOTOROLA q_ 5 C A–B D SECTION F–F R R1 A M c1 8 DIM A A1 A2 b b1 c c1 D D1 e E E1 L L1 θ θ1 R1 R2 S For More Information On This Product, 10 Go to: www.freescale.com MILLIMETERS MIN MAX 1.40 1.60 0.05 0.15 1.35 1.45 0.30 0.45 0.30 0.40 0.09 0.20 0.09 0.16 9.00 BSC 7.00 BSC 0.80 BSC 9.00 BSC 7.00 BSC 0.50 0.70 1.00 REF 0_ 7_ 12 _REF 0.08 0.20 0.08 ––– 0.20 REF TIMING SOLUTIONS Freescale Semiconductor, Inc. MPC9653 Freescale Semiconductor, Inc... NOTES TIMING SOLUTIONS For More Information On This Product, 11 Go to: www.freescale.com MOTOROLA Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... MPC9653 Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners. E Motorola Inc. 2003 HOW TO REACH US: USA / EUROPE / LOCATIONS NOT LISTED: ASIA / PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334 TECHNICAL INFORMATION CENTER: 1–800–521–6274 or 480–768–2130 HOME PAGE: http://motorola.com/semiconductors JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu, Minato–ku, Tokyo 106–8573 Japan 81–3–3440–3569 MOTOROLA ◊ More Information For On This Product, 12 Go to: www.freescale.com MPC9653/D TIMING SOLUTIONS