0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
MSC8251SAG1000B

MSC8251SAG1000B

  • 厂商:

    NXP(恩智浦)

  • 封装:

    783-BBGA,FCBGA

  • 描述:

    IC DSP 1X 1GHZ SC3850 783FCBGA

  • 数据手册
  • 价格&库存
MSC8251SAG1000B 数据手册
Digital Signal Processors MSC8251 High-Performance DSP Single-core programmable DSP for medical imaging, aerospace, defense and advanced test and measurement Overview The MSC8251 DSP delivers a high level of The MSC8251 embeds a substantial amount The MSC8251 is based on the industry's performance and integration, with a fully of internal memory to support a variety highest performance DSP core, built on programmable SC3850 core running at up of advanced high-speed interface types, StarCore technology, and designed for the to 1 GHz. The SC3850 DSP core has been including two Serial RapidIO® interfaces, advanced processing requirements and independently assessed to enable 40 percent two Gigabit Ethernet interfaces for network capabilities of today’s high-end medical more processing capability per MHz than the communications, a PCI Express® interface, imaging, aerospace, defense and advanced nearest DSP competition. A high-performance two DDR controllers for high-speed, industry test and measurement markets. It delivers internal RISC-based QUICC Engine standard memory interface and four multi- industry-leading performance, leveraging subsystem supports multiple networking channel TDM interfaces. 45 nm process technology in a highly protocols to guarantee reliable data transport integrated DSP to provide performance of over packet networks while significantly 1 GHz. The MSC8251 will help equipment offloading processing from the DSP cores. manufacturers create end products and The MSC8251 allows a high degree of scalability through pin compatibility with all MSC825x and MSC815x DSP devices. services that integrate more functionality in a smaller hardware footprint. MSC8251 Block Diagram DDR Interface 64/32-bit 800 MHz DDR Interface 64/32-bit 800 MHz DDR2/DDR3 DDR2/DDR3 SDRAM Controller SDRAM Controller JTAG I/O Interrupt Concentrator M3 Memory 1056 KB UART Clocks Timers CLASS Reset SC3850 DSP Core 32 KB L1 I-Cache 32 KB L1 D-Cache DMA 4 TDMs QUICC Engine Subsystem Two SGMII High-Speed Serial Interface Semaphores Virtual Interrupts Boot ROM 512 KB L2 Cache/ M2 Memory I2C Other Modules DSP Core at 1 GHz Four TDMs Each Supporting 8 E1 Two RGMII SPI Two Serial RapidIO® Interfaces x1/x4 3.125 Gbaud PCI Express® Interface x1/x2/x4 Two SGMII Features and Benefits • One StarCore DSP SC3850 core subsystem operating at up to 1 GHz/8000 MMACS and up to 32000 MMACS • Two master buses for data transfers from/to the system memory at total throughput up to 50 Gbps • High-speed, high-bandwidth CLASS fabric arbitrates between the DSP core • HSSI that supports two x4 SerDes ports, including: x1/x4 operation up to 3.125 Gbaud One PCI Express interface that supports x1/x2/x4 operation Multiplexing capability for RapidIO, PCI Express and SGMII signals through the two SerDes ports • Four TDM interfaces M3 memory, DDR controllers and the • UART and I2C interfaces configuration registers • Two DDR controllers with up to 400 MHz clock (800 MHz data) rate and 32/64-bit DDR2/3 SDRAM data bus. Supports SODIMMs and up to 2 GB per controller • 32-channel DMA controller • Dual RISC core QUICC Engine subsystem operating at up to 500 MHz provides parallel packet processing independent of the DSP cores Supports: Two Gigabit Ethernet controllers supporting RGMII or SGMII SPI Freescale supplies a complete set of Two Serial RapidIO interfaces supporting and other CLASS masters to M2 memory, Development Support CodeWarrior DSP development tools for the MSC8251 device. The tools provide easier, more robust ways for designers to develop optimized DSP and gives designers everything they need to exploit the advanced capabilities of the MSC8251 architecture. Support tools include: • Eclipse-based integrated development environment (IDE) • Eight software watchdog timers • C and C++ compiler with in-line assembly • Sixteen 16-bit timers • Librarian • Two 32-bit general-purpose timers per core • Multicore debugger for RTOS support • Royalty-free RTOS • I/O interrupt concentrator and virtual interrupt support • Software simulator • Profiler • Eight hardware semaphores • 32 GPIO ports multiplexed with interface signals and IRQ inputs • Boot options: Ethernet, Serial RapidIO, I2C and SPI • High-speed run control • Host platform support • MSC8156ADS development board • MSC8156EVM evaluation module • Three input clocks and five PLLs Contact your local sales office or • JTAG Test Access Port (TAP) and boundary representative for availability. scan architecture designed to comply with IEEE 1149.1™ standard for profiling and performance monitoring support • Reduced power dissipation with wait, stop and power down low-power standby modes • Optimized power management circuitry • Technology: CMOS 45 nm SOI technology in 29 x 29 mm, 783 ball, FC-PBGA package Learn More: Freescale, the Freescale logo, CodeWarrior and StarCore are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QUICC Engine is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc. Document Number: MSC8251FS REV 1 For current information about Freescale products and documentation, please visit freescale.com/DSP.
MSC8251SAG1000B 价格&库存

很抱歉,暂时无法提供与“MSC8251SAG1000B”相匹配的价格&库存,您可以联系我们找货

免费人工找货