0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
74VHC74MTC

74VHC74MTC

  • 厂商:

    ONSEMI(安森美)

  • 封装:

    TSSOP14_5X4.4MM

  • 描述:

    IC FF D-TYPE DUAL 1BIT 14TSSOP

  • 数据手册
  • 价格&库存
74VHC74MTC 数据手册
Features General Description ■ High Speed: fMAX = 170MHz (typ.) at TA = 25°C The VHC74 is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D input is transferred to the Q output during the positive going transition of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input LOW. ■ High noise immunity: VNIH = VNIL = 28% VCC (min.) ■ Power down protection is provided on all inputs ■ Low power dissipation: ICC = 2µA (max.) at TA = 25°C ■ Pin and function compatible with 74HC74 An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages. Ordering Information Order Number Package Number Package Description 74VHC74M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 74VHC74SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74VHC74MTC 74VHC74N MTC14 N14A 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number. All packages are lead free per JEDEC: J-STD-020B standard. ©1992 Semiconductor Components Industries, LLC. August-2017, Rev. 2 Publication Order Number: 74VHC74/D 74VHC74 — Dual D-Type Flip-Flop with Preset and Clear 74VHC74 Dual D-Type Flip-Flop with Preset and Clear Logic Symbol IEEE/IEC Truth Table Pin Description Pin Names Inputs Description Outputs CLR PR D CK Q Q Clock Pulse Inputs L H X X L H Clear Direct Clear Inputs H L X X H L Preset PR1, PR2 Direct Preset Inputs L L X X H(1) H(1) Q1, Q1, Q2, Q2 Output H H L L H H H H H L H H X Qn Qn D1, D2 Data Inputs CK1, CK2 CLR1, CLR2 Function No Change Note: 1. This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (HIGH) state. www.onsemi.com 2 74VHC74 — Dual D-Type Flip-Flop with Preset and Clear Connection Diagram Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol Parameter Rating VCC Supply Voltage –0.5V to +7.0V VIN DC Input Voltage –0.5V to +7.0V VOUT DC Output Voltage –0.5V to VCC + 0.5V IIK Input Diode Current –20mA IOK Output Diode Current ±20mA IOUT DC Output Current ±25mA ICC DC VCC / GND Current TSTG Storage Temperature TL ±50mA –65°C to +150°C Lead Temperature (Soldering, 10 seconds) 260°C Recommended Operating Conditions(2) The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to absolute maximum ratings. Symbol Parameter VCC Supply Voltage VIN Input Voltage VOUT Output Voltage TOPR Operating Temperature tr , tf Rating 2.0V to +5.5V 0V to +5.5V 0V to VCC –40°C to +85°C Input Rise and Fall Time, VCC = 3.3V ± 0.3V VCC = 5.0V ± 0.5V 0ns/V ∼ 100ns/V 0ns/V ∼ 20ns/V Note: 2. Unused inputs must be held HIGH or LOW. They may not float. www.onsemi.com 3 74VHC74 — Dual D-Type Flip-Flop with Preset and Clear Absolute Maximum Ratings TA = –40°C to +85°C TA = 25°C Symbol Parameter VCC (V) VIH HIGH Level Input Voltage 2.0 Conditions 1.50 3.0–5.5 0.7 x VCC VIL LOW Level Input Voltage VOH HIGH Level Output Voltage Min. 3.0 LOW Level Output Voltage Min. IOH = –50µA 2.0 1.9 2.9 3.0 2.9 4.4 4.5 4.4 3.0 IOH = –4mA 2.58 2.48 IOH = –8mA 3.94 3.80 2.0 VIN = VIH or VIL IOL = 50µA 4.5 3.0 4.5 IOL = 8mA V 0.0 0.1 0.1 0.0 0.1 0.1 0.0 IOL = 4mA V 0.3 x VCC 1.9 4.5 3.0 Units V 0.50 0.3 x VCC VIN = VIH or VIL Max. 0.7 x VCC 0.50 3.0–5.5 2.0 Max. 1.50 2.0 4.5 VOL Typ. 0.1 0.1 0.36 0.44 V 0.36 0.44 IIN Input Leakage Current 0–5.5 VIN = 5.5V or GND ±0.1 ±1.0 µA ICC Quiescent Supply Current 5.5 VIN = VCC or GND 2.0 20.0 µA www.onsemi.com 4 74VHC74 — Dual D-Type Flip-Flop with Preset and Clear DC Electrical Characteristics TA = –40°C to +85°C TA = 25°C Symbol fMAX Parameter Maximum Clock Frequency VCC (V) 3.3 ± 0.3 5.0 ± 0.5 tPLH, tPHL Propagation Delay Time (CK-Q, Q) 3.3 ± 0.3 5.0 ± 0.5 tPLH, tPHL Propagation Delay Time (CLR, PR -Q, Q) 3.3 ± 0.3 5.0 ± 0.5 CIN Input Capacitance CPD Power Dissipation Capacitance Conditions CL = 15pF Min. Typ. 80 125 Max. Min. Max. 70 CL = 50pF 50 75 45 CL = 15pF 130 170 110 CL = 50pF 90 115 75 MHz CL = 15pF 6.7 11.9 1.0 14.0 CL = 50pF 9.2 15.4 1.0 17.5 CL = 15pF 4.6 7.3 1.0 8.5 CL = 50pF 6.1 9.3 1.0 10.5 CL = 15pF 7.6 12.3 1.0 14.5 CL = 50pF 10.1 15.8 1.0 18.0 CL = 15pF 4.8 7.7 1.0 9.0 CL = 50pF 6.3 9.7 1.0 11.0 4 10 VCC (3) = Open Units 10 25 ns ns pF pF Note: 3. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: ICC (opr.) = CPD • VCC • fIN + ICC / 2 (per F/F). AC Operating Requirements TA = –40°C to +85°C TA = 25°C Symbol tW(L), tW(H) tW(L) Typ. Guaranteed Minimum Minimum Pulse Width (CK) 3.3 5.0 5.0 5.0 Minimum Pulse Width (CLR, PR) 3.3 6.0 7.0 5.0 5.0 5.0 3.3 6.0 7.0 5.0 5.0 5.0 3.3 0.5 0.5 5.0 0.5 0.5 3.3 5.0 5.0 5.0 3.0 3.0 tS Minimum Setup Time tH Minimum Hold Time tREC VCC (V)(4) Parameter Minimum Recovery Time (CLR, PR) Note: 4. VCC is 3.3 ± 0.3V or 5.0 ± 0.5V www.onsemi.com 5 6.0 7.0 Units ns ns ns ns ns 74VHC74 — Dual D-Type Flip-Flop with Preset and Clear AC Electrical Characteristics ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. “Typical” parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com ❖ © Semiconductor Components Industries, LLC N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative www.onsemi.com
74VHC74MTC 价格&库存

很抱歉,暂时无法提供与“74VHC74MTC”相匹配的价格&库存,您可以联系我们找货

免费人工找货