ADM1021A

ADM1021A Low Cost Microprocessor System Temperature Monitor Microcomputer The ADM1021A is a two−channel digital thermometer and under/overtemperature alarm, intended for use in personal computers and other systems requiring thermal monitoring and management. The device can measure the temperature of a microprocessor using a diode−connected PNP transistor, which can be provided on−chip with the Pentium® III or similar processors, or can be a low cost discrete NPN/PNP device, such as the 2N3904/2N3906. A novel measurement technique cancels out the absolute value of the transistor’s base emitter voltage so that no calibration is required. The second measurement channel measures the output of an on−chip temperature sensor to monitor the temperature of the device and its environment. The ADM1021A communicates over a two−wire serial interface compatible with SMBus standards. Under/overtemperature limits can be programmed into the device over the serial bus, and an ALERT output signals when the on−chip or remote temperature is out of range. This output can be used as an interrupt or as an SMBus alert. FEATURES http://onsemi.com QSOP−16 CASE 492 MARKING DIAGRAM 1 1021AA RQZ #YYWW • • • • • • • • • • • • • • • • • • • Alternative to the ADM1021 On−Chip and Remote Temperature Sensing No Calibration Necessary 1°C Accuracy for On−Chip Sensor 3°C Accuracy for Remote Sensor Programmable Over/Undertemperature Limits Programmable Conversion rate 2−Wire SMBus Serial Interface Supports System Management Bus (SMBus) Alert 200 mA Max Operating Current 1 mA Standby Current 3.0 V to 5.5 V Supply Small 16−Lead QSOP Package xxx = Device Code # = Pb−Free Package YYWW = Date Code PIN ASSIGNMENT NC 1 VDD 2 D+ 3 D– 4 NC 5 ADD1 6 GND 7 GND 8 16 15 14 NC STBY SCLK NC SDATA ALERT ADD0 NC ADM1021A TOP VIEW 13 12 11 10 9 APPLICATIONS Desktop Computers Notebook Computers Smart Batteries Industrial Controllers Telecom Equipment Instrumentation ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 14 of this data sheet. © Semiconductor Components Industries, LLC, 2010 1 June, 2010 − Rev. 8 Publication Order Number: ADM1021A/D ADM1021A ADDRESS POINTER REGISTER ONE-SHOT REGISTER CONVERSION RATE REGISTER LOCAL TEMPERATURE VALUE REGISTER LOCAL TEMPERATURE LOW LIMIT COMPARATOR LOCAL TEMPERATURE HIGH LIMIT COMPARATOR REMOTE TEMPERATURE LOW LIMIT COMPARATOR REMOTE TEMPERATURE HIGH LIMIT COMPARATOR LOCAL TEMPERATURE LOW LIMIT REGISTER LOCAL TEMPERATURE HIGH LIMIT REGISTER REMOTE TEMPERATURE LOW LIMIT REGISTER REMOTE TEMPERATURE HIGH LIMIT REGISTER CONFIGURATION REGISTER EXTERNAL DIODE OPEN−CIRCUIT STATUS REGISTER INTERRUPT MASKING 11 ON−CHIP TEMPERATURE SENSOR D+ D- 3 ANALOG MUX 4 A−TO−D CONVERTER BUSY RUN/STANDBY REMOTE TEMPERATURE VALUE REGISTER 15 STBY ALERT ADM1021A 1 2 5 7 8 9 13 16 12 14 SMBUS INTERFACE 10 6 NC VDD NC GND GND NC NC NC SDATA SCLK ADD0 ADD1 NC = NO CONNECT Figure 1. Functional Block Diagram ABSOLUTE MAXIMUM RATINGS Parameter Positive Supply Voltage (VDD) to GND D+, ADD0, ADD1 D− to GND SCLK, SDATA, ALERT, STBY Input Current Input Current, D− ESD Rating, All Pins (Human Body Model) Continuous Power Dissipation Up to 70°C Derating Above 70°C Rating −0.3 to +6.0 −0.3 to VDD +0.3 −0.3 to +0.6 −0.3 to +6.0 ±50 ±1 2000 650 6.7 −55 to +125 150 −65 to +150 300 V mA mA V mW mW/°C °C °C °C °C Unit V V Operating Temperature Range Maximum Junction Temperature (TJmax) Storage Temperature Range Lead Temperature, Soldering (10 sec) IR Reflow Peak Temperature 220 °C Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. NOTE: This device is ESD sensitive. Use standard ESD precautions when handling. THERMAL CHARACTERISTICS Parameter 16−Lead QSOP Package Rating qJA = 105°C/W http://onsemi.com 2 ADM1021A PIN ASSIGNMENT Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Mnemonic NC VDD D+ D− NC ADD1 GND GND NC ADD0 ALERT SDATA NC SCLK STBY NC No Connect. Positive Supply, 3.0 V to 5.5 V. Positive Connection to Remote Temperature Sensor. Negative Connection to Remote Temperature Sensor. No Connect. Three−State Logic Input, Higher Bit of Device Address. Supply 0 V Connection. Supply 0 V Connection. No Connect. Three−State Logic Input, Lower Bit of Device Address. Open−Drain Logic Output Used as Interrupt or SMBus ALERT. Logic Input/Output, SMBus Serial Data. Open−drain output. No Connect. Logic Input, SMBus Serial Clock. Logic Input Selecting Normal Operation (High) or Standby Mode (Low). No Connect. Description ELECTRICAL CHARACTERISTICS (TA = TMIN to TMAX, VDD = 3.0 V to 3.6 V, unless otherwise noted. (Note 1) Parameter Power Supply and ADC Temperature Resolution Temperature Error, Local Sensor Temperature Error, Remote Sensor Supply Voltage Range (Note 2) Undervoltage Lockout Threshold Undervoltage Lockout Hysteresis Power−On Reset Threshold POR Threshold Hysteresis Standby Supply Current Average Operating Supply Current Auto−convert Mode, Averaged Over 4 Sec Conversion Time Remote Sensor Source Current D− Source Voltage Address Pin Bias Current (ADD0, ADD1) Momentary at power−on reset VDD = 3.3 V, no SMBus activity SCLK at 10 kHz 0.25 conversions/sec rate 2 conversions/sec rate From stop bit to conversion complete (both channels) D+ forced to D− + 0.65 V High level (Note 3) Low level (Note 3) 65 120 7.0 VDD, falling edge (Note 3) 0.9 VDD input, disables ADC, rising edge TA = 60°C to 100°C Guaranteed no missed codes 1.0 −3.0 −3.0 −5.0 3.0 2.5 2.7 25 1.7 50 1.0 4.0 130 225 115 205 12 0.7 50 5.0 200 370 170 300 16 2.2 ±1.0 +3.0 +3.0 +5.0 3.6 2.95 °C °C °C V V mV V mV mA mA mA ms mA V mA Test Conditions / Comments Min Typ Max Unit http://onsemi.com 3 ADM1021A ELECTRICAL CHARACTERISTICS (TA = TMIN to TMAX, VDD = 3.0 V to 3.6 V, unless otherwise noted. (Note 1) Parameter SMBus Interface (See Figure 2) Logic Input High Voltage, VIH STBY, SCLK, SDATA Logic Input Low Voltage, VIL STBY, SCLK, SDATA SMBus Output Low Sink Current ALERT Output Low Sink Current Logic Input Current, IIH, IIL SMBus Input Capacitance, SCLK, SDATA SMBus Clock Frequency SMBus Clock Low Time, tLOW SMBus Clock High Time, tHIGH SMBus Start Condition Setup Time, tSU:STA SMBus Repeat Start Condition Setup Time, tSU:STA SMBus Start Condition Hold Time, tHD:STA SMBus Stop Condition Setup Time, tSU:STO SMBus Data Valid to SCLK Rising Edge Time, tSU:DAT SMBus Data Hold Time, tBUF:DAT SMBus Bus Free Time, tBUF SCLK Falling Edge to SDATA Valid Time, tVD:DAT Master clocking in data 1. TMAX = 100°C, TMIN = 0°C 2. Operation at VDD = 5.0 V guaranteed by design; not production tested. 3. Guaranteed by design; not production tested. Between start/stop condition Between 90% and 90% points Time from 10% of SDATA to 90% of SCLK Time from 90% of SCLK to 10% of SDATA Time for 10% or 90% of SDATA to 10% of SCLK Time for 10% or 90% of SDATA to 10% of SCLK tLOW between 10% points tHIGH between 90% points 4.7 4.0 4.7 250 250 4.0 4.0 250 250 0 4.7 1 1 VDD = 3.0 V to 5.5 V VDD = 3.0 V to 5.5 V SDATA forced to 0.6 V ALERT forced to 0.4 V 6.0 1.0 −1.0 5.0 100 +1.0 2.2 0.8 V V mA mA mA pF kHz ms ms ms ns ns ms ms ns ns ms ms ms ms Test Conditions / Comments Min Typ Max Unit tHD;STA tLOW SCL tHD;STA tR tF tHD;DAT tHIGH tSU;DAT tSU;STA tSU;STO SDA tBUF P S S P Figure 2. Diagram for Serial Bus Timing http://onsemi.com 4 ADM1021A TYPICAL PERFORMANCE CHARACTERISTICS 20 15 D+ TO GND TEMPERATURE ERROR (5C) 10 TEMPERATURE ERROR (5C) 5 0 –5 –10 D+ TO VDD –15 –20 –25 –30 1 10 W LEAKAGE RESISTANCE (M ) 100 5 4 250mV p−p REMOTE 3 2 100mV p−p REMOTE 1 0 100 1k 10k 100k 1M FREQUENCY (Hz) 10M 100M Figure 3. Temperature Error vs. PC Board Track Resistance 9 100mV p−p 8 Figure 4. Temperature Error vs. Power Supply Noise Frequency 3 2 TEMPERATURE ERROR (5C) TEMPERATURE ERROR (5C) 7 6 5 4 3 2 1 25mV p−p 0 1 10 100 1k 10k 100k FREQUENCY (Hz) 1M 10M 100M –3 50 60 70 90 100 80 TEMPERATURE (5C) 110 120 UPPER SPEC LEVEL 1 0 DEV10 50mV p−p –1 LOWER SPEC LEVEL –2 Figure 5. Temperature Error vs. Common−Mode Noise Frequency 14 12 TEMPERATURE ERROR (5C) 10 SUPPLY CURRENT (mA) Figure 6. Temperature Error vs. Pentium III Temperature 70 60 50 40 VDD = 3.3V 30 8 6 4 2 0 –2 2 4 6 8 10 12 14 16 CAPACITANCE (nF) 18 20 22 24 20 10 VDD = 5V 0 1 51 02 55 07 5 100 250 SCLK FREQUENCY (kHz) 500 750 1000 Figure 7. Temperature Error vs. Capacitance Between D+ and D− Figure 8. Standby Supply Current vs. Clock Frequency http://onsemi.com 5 ADM1021A TYPICAL PERFORMANCE CHARACTERISTICS 4 550 500 450 TEMPERATURE ERROR (5C) SUPPLY CURRENT (mA) 3 10mV p−p 2 400 350 300 250 200 150 100 3.3V 5V 1 0 100k 1M 10M FREQUENCY (Hz) 100M 1G 50 0.0625 0.125 2 0.25 0.5 1 CONVERSION RATE (Hz) 4 8 Figure 9. Temperature Error vs. Differential−Mode Noise Frequency Figure 10. Operating Supply Current vs. Conversion Rate 100 125 REMOTE TEMPERATURE 80 SUPPLY CURRENT (mA) TEMPERATURE (5C) 100 INT TEMPERATURE 60 75 40 50 20 0 25 –20 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 SUPPLY VOLTAGE (V) 4.0 4.5 5.0 0 0 1 2 3 4 5 6 TIME (Seconds) 7 8 9 10 Figure 11. Standby Supply Current vs. Supply Voltage Figure 12. Response to Thermal Shock http://onsemi.com 6 ADM1021A Functional Description The ADM1021A contains a two−channel A−to−D converter with special input−signal conditioning to enable operation with remote and on−chip diode temperature sensors. When the ADM1021A is operating normally, the A−to−D converter operates in free−running mode. The analog input multiplexer alternately selects either the on−chip temperature sensor to measure its local temperature or the remote temperature sensor. These signals are digitized by the ADC and the results stored in the local and remote temperature value registers as 8−bit, twos complement words. The measurement results are compared with local and remote, high and low temperature limits, stored in four on−chip registers. Out−of−limit comparisons generate flags that are stored in the status register, and one or more out−of−limit results will cause the ALERT output to pull low. The limit registers can be programmed and the device controlled and configured via the serial System Management Bus (SMBus). The contents of any register can also be read back via the SMBus. Control and configuration functions consist of: • Switching the device between normal operation and standby mode. • Masking or enabling the ALERT output. • Selecting the conversion rate. On initial powerup, the remote and local temperature values default to –128°C. Since the device normally powers up converting, a measurement of local and remote temperature is made, and these values are then stored before a comparison with the stored limits is made. However, if the part is powered up in standby mode (STBY pin pulled low), no new values are written to the register before a comparison is made. As a result, both RLOW and LLOW are tripped in the status register, thus generating an ALERT output. This can be cleared in one of two ways. 1. Change both the local and remote lower limits to –128°C and read the status register (which in turn clears the ALERT output). 2. Take the part out of standby and read the status register (which in turn clears the ALERT output). This works only if the measured values are within the limit values. Measurement Method A simple method of measuring temperature is to exploit the negative temperature coefficient of a diode, or the base−emitter voltage of a transistor, operated at constant current. Unfortunately, this technique requires calibration to null the effect of the absolute value of VBE, which varies from device to device. VDD I Ny1 IBIAS D+ REMOTE SENSING TRANSISTOR C1* D– BIAS DIODE LOW−PASS FILTER fC = 65kHz VOUT+ TO ADC VOUT– * CAPACITOR C1 IS OPTIONAL. IT IS ONLY NECESSARY IN NOISY ENVIRONMENTS. C1 = 2.2nF TYP, 3nF MAX. Figure 13. Input Signal Conditioning The technique used in the ADM1021A is to measure the change in VBE when the device is operated at two different currents. This is given by: DV BE + KT q 1n (N) (eq. 1) where: K is Boltzmann’s constant. q is the charge on the electron (1.6 × 10–19 Coulombs). T is the absolute temperature in Kelvins. N is the ratio of the two currents. Figure 13 shows the input signal conditioning used to measure the output of an external temperature sensor. This figure shows the external sensor as a substrate transistor provided for temperature monitoring on some microprocessors, but it could be a discrete transistor. If a discrete transistor is used, the collector will not be grounded and should be linked to the base. To prevent ground noise interfering with the measurement, the more negative terminal of the sensor is not referenced to ground, but is biased above ground by an internal diode at the D– input. If the sensor is operating in a noisy environment, one can optionally be added as a noise filter. Its value is typically 2200 pF, but it should be no more than 3000 pF. See the Layout Considerations section for more information. http://onsemi.com 7 ADM1021A To measure DVBE, the sensor is switched between operating currents of I and N × I. The resulting waveform is passed through a 65 kHz low−pass filter to remove noise, and then to a chopper−stabilized amplifier that performs the functions of amplification and rectification of the waveform to produce a dc voltage proportional to DVBE. This voltage is measured by the ADC to give a temperature output in 8−bit, twos complement format. To reduce the effects of noise further, digital filtering is performed by averaging the results of 16 measurement cycles. Signal conditioning and measurement of the internal temperature sensor is performed in a similar manner. Differences Between the ADM1021 and the ADM1021A Temperature Data Format One LSB of the ADC corresponds to 1°C so the ADC can theoretically measure from −128°C to +127°C, although the device does not measure temperatures below 0°C; therefore, the actual range is 0°C to 127°C. The temperature data format is shown in Table 1. The results of the local and remote temperature measurements are stored in the local and remote temperature value registers and are compared with limits programmed into the local and remote high and low limit registers. Table 1. Temperature Data Format Temperature (5C) 0 1 10 25 50 75 100 125 127 Digital Output 0 000 0000 0 000 0001 0 000 1010 0 001 1001 0 011 0010 0 100 1011 0 110 0100 0 111 1101 0 111 1111 Although the ADM1021A is pin−for−pin compatible with the ADM1021, there are some differences between the two devices. Below is a summary of these differences and reasons for the changes. 1. The ADM1021A forces a larger current through the remote temperature sensing diode, typically 205 mA vs. 90 mA for the ADM1021. The primary reason for this is to improve the noise immunity of the part. 2. As a result of the greater remote sensor source current, the operating current of the ADM1021A is higher than that of the ADM1021, typically 205 mA vs. 160 mA. 3. The temperature measurement range of the ADM1021A is 0°C to 127°C, compared with −128°C to +127°C for the ADM1021. As a result, the ADM1021 should be used if negative temperature measurement is required. 4. The power−on reset values of the remote and local temperature values are −128°C in the ADM1021A as compared to 0°C in the ADM1021. As the part is powered up converting (except when the part is in standby mode, that is, Pin 15 is pulled low), the part measures the actual values of remote and local temperature and writes these to the registers. 5. The four MSBs of the revision register can be used to identify the part. The ADM1021 revision register reads 0x0x, and the ADM1021A reads 0x3x. 6. The power−on default value of the address pointer register is undefined in the ADM1021A and is equal to 0x00 in the ADM1021. As a result, a value must be written to the address pointer register before a read is performed in the ADM1021A. The ADM1021 is capable of reading back local temperature without writing to the address pointer register, as it defaulted to the local temperature measurement register at powerup. 7. Setting the mask bit (Bit 7 Config Reg) on the ADM1021A masks current and future ALERTs. On the ADM1021, the mask bit, masks only ALERTs. Any current ALERT has to be cleared using an ARA. Registers The ADM1021A contains nine registers that are used to store the results of remote and local temperature measurements, and high and low temperature limits, and to configure and control the device. A description of these registers follows, and further details are given in Table 2 to Table 4. It should be noted that the ADM1021A’s registers are dual port and have different addresses for read and write operations. Attempting to write to a read address, or to read from a write address, produces an invalid result. Register addresses above 0x0F are reserved for future use or used for factory test purposes and should not be written to. Address Pointer Register The address pointer register does not have and does not require an address, because it is the register to which the first data byte of every write operation is written automatically. This data byte is an address pointer that sets up one of the other registers for the second byte of the write operation or for a subsequent read operation. Value Registers The ADM1021A has two registers to store the results of local and remote temperature measurements. These registers are written to by the ADC and can only be read over the SMBus. Status Register Bit 7 of the status register indicates when it is high that the ADC is busy converting. Bit 5 to Bit 3 are flags that indicate the results of the limit comparisons. If the local and/or remote temperature measurement is above the corresponding high temperature limit or below the http://onsemi.com 8 ADM1021A corresponding low temperature limit, then one or more of these flags are set. Bit 2 is a flag that is set if the remote temperature sensor is open−circuit. These five flags are NOR’d together so that if any of them are high, the ALERT interrupt latch is set and the ALERT output goes low. Reading the status register clears the five flag bits, provided the error conditions that caused the flags to be set have gone away. While a limit comparator is tripped due to a value register containing an out−of−limit measurement, or the sensor is open−circuit, the corresponding flag bit cannot be reset. A flag bit can only be reset if the corresponding value register contains an in−limit measurement, or the sensor is good. Table 3. List of ADM1021A Registers Read Address (Hex) Not applicable 00 01 02 03 04 05 06 07 08 Not applicable 10 11 12 13 14 15 17 19 20 FE FF Write Address (Hex) Not applicable Not applicable Not applicable Not applicable 09 0A 0B 0C 0D 0E 0F (Note 1) Not applicable 11 12 13 14 16 18 Not applicable 21 Not applicable Not applicable Address pointer Local temperature value Remote temperature value Status Configuration Conversion rate Local temperature high limit Local temperature low limit Remote temperature high limit Remote temperature low limit One−shot Reserved Remote temperature offset Reserved Reserved Reserved Reserved Reserved Reserved Reserved Manufacturer device ID Die revision code Reserved for future versions 0000 0000 (0°C) Reserved for future versions Reserved for future versions Reserved for future versions Reserved for future versions Reserved for future versions Reserved for future versions Reserved for future versions 0100 0001 (0x41) 0011 xxxx (0x3x) Name Power−On Default Undefined 1000 0000 (0x80) (−128°C) 1000 0000 (0x80) (−128°C) Undefined 0000 0000 (0x00) 0000 0010 (0x02) 0111 1111 (0x7F) (+127°C) 1100 1001 (0xC9) (−55°C) 0111 1111 (0x7F) (+127°C) 1100 1001 (0xC9) (−55°C) Table 2. Status Register Bit Assignments Bit 7 6 5 4 3 2 1 to 0 Name BUSY LHIGH* LLOW* RHIGH* RLOW* OPEN* Function 1 when ADC converting 1 when local high temp limit tripped 1 when local low temp limit tripped 1 when remote high temp limit tripped 1 when remote low temp limit tripped 1 when remote sensor open−circuit Reserved *These flags stay high until the status register is read or they are reset by POR. 1. Writing to Address 0F causes the ADM1021A to perform a single measurement. It is not a data register and data written to it is irrelevant. The ALERT interrupt latch is not reset by reading the status register, but is reset when the ALERT output is serviced by the master reading the device address, provided the error condition has gone away and the status register flag bits have been reset. Configuration Register Two bits of the configuration register are used. If Bit 6 is 0, which is the power−on default, the device is in operating mode with the ADC converting. If Bit 6 is set to 1, the device is in standby mode and the ADC does not convert. Standby mode can also be selected by taking the STBY pin low. In standby mode, the values stored in the remote and local temperature registers remain at the values they were when the part was placed in standby. Bit 7 of the configuration register is used to mask the ALERT output. If Bit 7 is 0, which is the power−on default, the ALERT output is enabled. If Bit 7 is set to 1, the ALERT output is disabled. http://onsemi.com 9 ADM1021A Table 4. Configuration Register Bit Assignments Bit 7 6 5 to 0 Name MASK1 RUN/STOP Function 0 = ALERT Enabled 1 = ALERT Masked 0 = Run 1 = Standby Reserved Power−On Default 0 0 0 Table 6. Offset Values Offset Register (0x11) 1111 1100 1111 1111 0000 0000 0000 0001 0000 0100 Offset Value −4°C −1°C 0°C +1°C +4°C Remote Temperature (With Offset) 14°C 17°C 18°C 19°C 22°C (Without Offset) 18°C 18°C 18°C 18°C 18°C Conversion Rate Register The lowest three bits of this register are used to program the conversion rate by dividing the ADC clock by 1, 2, 4, 8, 16, 32, 64, or 128 to give conversion times from 125 ms (Code 0x07) to 16 seconds (Code 0x00). This register can be written to and read back over the SMBus. The higher five bits of this register are unused and must be set to 0. Use of slower conversion times greatly reduces the device power consumption, as shown in Table 5. Table 5. Conversion Rate Register Code Data 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 to 0xFF Conversion/ Sec 0.0625 0.125 0.25 0.5 1 2 4 8 Reserved Average Supply Current mA Typ at VCC = 3.3 V 150 150 150 150 150 150 160 180 One−Shot Register The one−shot register is used to initiate a single conversion and comparison cycle when the ADM1021A is in standby mode, after which the device returns to standby. This is not a data register as such, and it is the write operation that causes the one−shot conversion. The data written to this address is irrelevant and is not stored. Serial Bus Interface Control of the ADM1021A is carried out via the serial bus. The ADM1021A is connected to this bus as a slave device, under the control of a master device. Note that the SMBus and SCL pins are three−stated when the ADM1021A is powered down and will not pull down the SMBus. Address Pins Limit Registers The ADM1021A has four limit registers to store local and remote and high and low temperature limits. These registers can be written to and read back over the SMBus. The high limit registers perform a > comparison, while the low limit registers perform a < comparison. For example, if the high limit register is programmed as a limit of 80°C, measuring 81°C results in an alarm condition. Even though the temperature measurement range is from 0° to 127°C, it is possible to program the limit register with negative values. This is for backwards compatibility with the ADM1021. Offset Register In general, every SMBus device has a 7−bit device address (except for some devices that have extended 10−bit addresses). When the master device sends a device address over the bus, the slave device with that address responds. The ADM1021A has two address pins, ADD0 and ADD1, to allow selection of the device address so that several ADM1021A’s can be used on the same bus, and/or to avoid conflict with other devices. Although only two address pins are provided, these are three−state and can be grounded, left unconnected, or tied to VDD so that a total of nine different addresses are possible, as shown in Table 7. It should be noted that the state of the address pins is only sampled at powerup, so changing them after powerup has no effect. Table 7. Device Addresses (Note 1) ADD0 0 0 0 NC NC NC 1 1 1 ADD1 0 NC 1 0 NC 1 0 NC 1 Device Address 0011 000 0011 001 0011 010 0101 001 0101 010 0101 011 1001 100 1001 101 1001 110 An offset register is provided at Address 0x11. This allows the user to remove errors from the measured remote temperature. These errors can be introduced by clock noise and PCB track resistance. See Table 6 for an example of offset values. The offset value is stored as an 8−bit, twos complement value. The value of the offset is negative if the MSB of Register 0x11 is 1, and is positive if the MSB of Register 0x11 is 0. This value is added to the remote temperature. The offset register defaults to 0 at powerup. The offset register range is −128°C to +127°C. 1. ADD0 and ADD1 are sampled at powerup only. http://onsemi.com 10 ADM1021A The serial bus protocol operates as follows: 1. The master initiates data transfer by establishing a start condition, defined as a high−to−low transition on the serial data line SDATA, while the serial clock line SCLK remains high. This indicates that an address/data stream will follow. All slave peripherals connected to the serial bus respond to the START condition and shift in the next eight bits, consisting of a 7−bit address (MSB first) plus an R/W bit, which determines the direction of the data transfer, that is, whether data will be written to or read from the slave device. The peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the ninth clock pulse, known as the Acknowledge Bit. All other devices on the bus now remain idle while the selected device waits for data to be read from or written to it. If the R/W bit is a 0, the master writes to the slave device. If the R/W bit is a 1, the master reads from the slave device. 2. Data is sent over the serial bus in sequences of nine clock pulses, eight bits of data followed by an Acknowledge Bit from the slave device. Transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, because a low−to−high transition when the clock is high can be interpreted as a stop signal. The number of data bytes that can be transmitted over the serial bus in a single read or write operation is limited only by what the master and slave devices can handle. 1 SCLK 3. When all data bytes have been read or written, stop conditions are established. In write mode, the master pulls the data line high during the 10th clock pulse to assert a stop condition. In read mode, the master device overrides the acknowledge bit by pulling the data line high during the low period before the ninth clock pulse. This is known as No Acknowledge. The master then takes the data line low during the low period before the 10th clock pulse, then high during the 10th clock pulse to assert a stop condition. Any number of bytes of data can be transferred over the serial bus in one operation, but it is not possible to mix read and write in one operation, because the type of operation is determined at the beginning and cannot subsequently be changed without starting a new operation. For the ADM1021A, write operations contain either one or two bytes, while read operations contain one byte. To write data to one of the device data registers or read data from it, the address pointer register must be set so that the correct data register is addressed, data can then be written into that register or read from it. The first byte of a write operation always contains a valid address that is stored in the address pointer register. If data is to be written to the device, the write operation contains a second data byte that is written to the register selected by the address pointer register. This is illustrated in Figure 14. The device address is sent over the bus followed by R/W set to 0. This is followed by two data bytes. The first data byte is the address of the internal data register to be written to, which is stored in the address pointer register. The second data byte is the data to be written to the internal data register. 9 1 9 SDATA START BY MASTER A6 A5 A4 A3 A2 A1 A0 R/W ACK. BY ADM1021A D7 D6 D5 D4 D3 D2 D1 D0 ACK. BY ADM1021A FRAME 1 SERIAL BUS ADDRESS BYTE 1 SCL (CONTINUED) FRAME 2 ADDRESS POINTER REGISTER BYTE 9 SDA (CONTINUED) D7 D6 D5 D4 D3 D2 D1 D0 ACK. BY ADM1021A STOP BY MASTER FRAME 3 DATA BYTE Figure 14. Writing a Register Address to the Address Pointer Register, then Writing Data to the Selected Register http://onsemi.com 11 ADM1021A 1 SCLK 9 1 9 SDATA START BY MASTER A6 A5 A4 A3 A2 A1 A0 R/W D7 ACK. BY ADM1021A D6 D5 D4 D3 D2 D1 D0 ACK. BY ADM1021A STOP BY MASTER FRAME 1 SERIAL BUS ADDRESS BYTE FRAME 2 ADDRESS POINTER REGISTER BYTE Figure 15. Writing to the Address Pointer Register Only 1 SCLK 9 1 9 SDATA START BY MASTER A6 A5 A4 A3 A2 A1 A0 R/W D7 ACK. BY ADM1021A D6 D5 D4 D3 D2 D1 D0 NO ACK. BY MASTER STOP BY MASTER FRAME 1 SERIAL BUS ADDRESS BYTE FRAME 2 DATA BYTE FROM ADM1021A Figure 16. Reading Data from a Previously Selected Register When reading data from a register there are two possibilities: 1. If the ADM1021A’s address pointer register value is unknown or not the desired value, it is first necessary to set it to the correct value before data can be read from the desired data register. This is done by performing a write to the ADM1021A as before, but only the data byte containing the register read address is sent, because data is not to be written to the register. This is shown in Figure 15. A read operation is then performed consisting of the serial bus address, R/W bit set to 1, followed by the data byte read from the data register. This is shown in Figure 16. 2. If the address pointer register is known to be already at the desired address, data can be read from the corresponding data register without first writing to the address pointer register, so Figure 15 can be omitted. NOTES: 1. Although it is possible to read a data byte from a data register without first writing to the address pointer register, if the address pointer register is already at the correct value, it is not possible to write data to a register without writing to the address pointer register; this is because the first data byte of a write is always written to the address pointer register. 2. Remember that the ADM1021A registers have different addresses for read and write operations. The write address of a register must be written to the address pointer if data is to be written to that register, but it is not possible to read data from that address. The read address of a register must be written to the address pointer before data can be read from that register. ALERT Output The ALERT output goes low whenever an out−of−limit measurement is detected, or if the remote temperature sensor is open−circuit. It is an open drain and requires a 10 kW pullup to VDD. Several ALERT outputs can be wire−ANDed together so the common line goes low if one or more of the ALERT outputs goes low. The ALERT output can be used as an interrupt signal to a processor, or it can be used as an SMBALERT. Slave devices on the SMBus cannot normally signal to the master that they want to talk, but the SMBALERT function allows them to do so. One or more ALERT outputs are connected to a common SMBALERT line connected to the master. When the SMBALERT line is pulled low by one of the devices, the following procedure occurs, as shown in Figure 17. MASTER RECEIVES SMBALERT START ALERT RESPONSE ADDRESS RD ACK MASTER SENDS ARA AND READ COMMAND DEVICE NO STOP ADDRESS ACK DEVICE SENDS ITS ADDRESS Figure 17. Use of SMBALERT 1. SMBALERT is pulled low. 2. Master initiates a read operation and sends the alert response address (ARA = 0001 100). This is a general call address that must not be used as a specific device address. 3. The device whose ALERT output is low responds to the alert response address and the master reads its device address. The address of the device is now known and it can be interrogated in the usual way. 4. If more than one device’s ALERT output is low, the one with the lowest device address has priority, in accordance with normal SMBus arbitration. http://onsemi.com 12 ADM1021A 5. Once the ADM1021A has responded to the alert response address, it resets its ALERT output, provided that the error condition that caused the ALERT no longer exists. If the SMBALERT line remains low, the master sends the ARA again, and so on until all devices whose ALERT outputs were low have responded. Low Power Standby Modes The ADM1021A can be put into a low power standby mode using hardware or software, that is, by taking the STBY input low, or by setting Bit 6 of the configuration register. When STBY is high or Bit 6 is low, the ADM1021A operates normally. When STBY is pulled low or Bit 6 is high, the ADC is inhibited, so any conversion in progress is terminated without writing the result to the corresponding value register. The SMBus is still enabled. Power consumption in the standby mode is reduced to less than 10 mA if there is no SMBus activity or 100 mA if there are clock and data signals on the bus. These two modes are similar but not identical. When STBY is low, conversions are completely inhibited. When Bit 6 is set but STBY is high, a one−shot conversion of both channels can be initiated by writing 0xXX to the one−shot register (Address 0x0F). Sensor Fault Detection base are connected to D+ and the emitter to D−. If a PNP transistor is used, the collector and base are connected to D− and the emitter to D+. The user has no choice in the case of substrate transistors, but if a discrete transistor is used, the best accuracy is obtained by choosing devices according to the following criteria: 1. Base−emitter voltage greater than 0.25 V at 6 mA, at the highest operating temperature. 2. Base−emitter voltage less than 0.95 V at 100 mA, at the lowest operating temperature. 3. Base resistance less than 100 W. 4. Small variation in hFE (such as 50 to 150), which indicates tight control of VBE characteristics. Transistors, such as 2N3904, 2N3906, or equivalents, in SOT−23 package are suitable devices to use. Thermal Inertia and Self−Heating The ADM1021A has a fault detector at the D+ input that detects if the external sensor diode is open−circuit. This is a simple voltage comparator that trips if the voltage at D+ exceeds VCC – 1.0 V (typical). The output of this comparator is checked when a conversion is initiated and sets Bit 2 of the status register if a fault is detected. If the remote sensor voltage falls below the normal measuring range, for example due to the diode being short−circuited, the ADC outputs −128°C (1000 0000). Since the normal operating temperature range of the device only extends down to 0°C, this output code is never seen in normal operation; therefore, it can be interpreted as a fault condition. In this respect, the ADM1021A differs from and improves upon competitive devices that output 0 if the external sensor goes short−circuit. These devices can misinterpret a genuine 0°C measurement as a fault condition. If the external diode channel is not being used and is shorted out, the resulting ALERT can be cleared by writing 0x80 (−128°C) to the low limit register. Factors Affecting Accuracy Remote Sensing Diode Accuracy depends on the temperature of the remote−sensing diode and/or the internal temperature sensor being at the same temperature as that being measured, and a number of factors can affect this. Ideally, the sensor should be in good thermal contact with the part of the system being measured, for example the processor. If it is not, the thermal inertia caused by the mass of the sensor causes a lag in the response of the sensor to a temperature change. For the remote sensor, this should not be a problem, because it is either a substrate transistor in the processor or a small package device, such as SOT−23, placed in close proximity to it. The on−chip sensor is, however, often remote from the processor and only monitors the general ambient temperature around the package. The thermal time constant of the QSOP−16 package is approximately 10 seconds. In practice, the package will have an electrical, and hence a thermal, connection to the printed circuit board, so the temperature rise due to self−heating is negligible. Layout Considerations The ADM1021A is designed to work with substrate transistors built into processors, or with discrete transistors. Substrate transistors are generally PNP types with the collector connected to the substrate. Discrete types can be either PNP or NPN, connected as a diode (base shorted to collector). If an NPN transistor is used, the collector and Digital boards can be electrically noisy environments, and because the ADM1021A is measuring very small voltages from the remote sensor, care must be taken to minimize noise induced at the sensor inputs. The following precautions should be taken: 1. Place the ADM1021A as close as possible to the remote sensing diode. Provided that the worst noise sources, such as clock generators, data/address buses, and CRTs, are avoided, this distance can be four to eight inches. 2. Route the D+ and D− tracks close together, in parallel, with grounded guard tracks on each side. Provide a ground plane under the tracks, if possible. 3. Use wide tracks to minimize inductance and reduce noise pickup. 10 mil track minimum width and spacing is recommended. 4. Try to minimize the number of copper/solder joints, which can cause thermocouple effects. http://onsemi.com 13 ADM1021A Where copper/solder joints are used, ensure they are in both the D+ and D− paths and at the same temperature. Thermocouple effects should not be a major problem as 1°C corresponds to about 240 mV, and thermocouple voltages are about 3 mV/°C of temperature difference. Unless there are two thermocouples with a big temperature differential between them, thermocouple voltages should be much less than 240 mV. 5. Place a 0.1 mF bypass capacitor close to the VDD pin, and 2200 pF input filter capacitors across D+, D− close to the ADM1021A. 6. If the distance to the remote sensor is more than eight inches, the use of twisted pair cable is recommended. This works up to about 6 to 12 feet. 7. For very long distances (up to 100 feet), use shielded twisted pair, such as Belden #8451 microphone cable. Connect the twisted pair to D+ and D− and the shield to GND close to the ADM1021A. Leave the remote end of the shield unconnected to avoid ground loops. GND 10MIL PROCESSOR 10MIL D+ 10MIL 10MIL D– 10MIL 10MIL GND 10MIL DISPLAY GMCH DISPLAY CACHE HARD CD−ROM DISK 2 IDE PORTS USB USB 2 USB PORTS FWH (FIRMWARE HUB) SYSTEM BUS SYSTEM MEMORY D– D+ Application Circuits Figure 19 shows a typical application circuit for the ADM1021A, using a discrete sensor transistor connected via a shielded, twisted pair cable. The pullups on SCLK, SDATA, and ALERT are required only if they are not already provided elsewhere in the system. The SCLK and SDATA pins of the ADM1021A can be interfaced directly to the SMBus of an I/O chip. Figure 20 shows how the ADM1021A might be integrated into a system using this type of I/O controller. ADM1021A VDD 3.3 V 0.1µ F ALL 10k IN I/O OUT SET TO REQUIRED ADDRESS TO CONTROL CHIP STBY D+ C1* D– 2N3904 SHIELD GND SCLK SDATA ALERT ADD0 ADD1 * C1 IS OPTIONAL Figure 19. Typical Application Circuit ADM1021A ALERT SDATA SCLK Figure 18. Arrangement of Signal Tracks PCI SLOTS Because the measurement technique uses switched current sources, excessive cable and/or filter capacitance can affect the measurement. When using long cables, the filter capacitor can be reduced or removed. Cable resistance can also introduce errors. A series resistance of 1 W introduces about 1°C error. ICH I/O CONTROLLER HUB PCI BUS SUPER I/O SMBus Figure 20. Typical System Using ADM1021A ORDERING INFORMATION Device Number ADM1021AARQZ ADM1021AARQZ−R ADM1021AARQZ−R7 Temperature Range 0°C to +100°C 0°C to +100°C 0°C to +100°C Package Type 16−Lead QSOP 16−Lead QSOP 16−Lead QSOP Package Option RQ−16 RQ−16 RQ−16 Shipping† 98 Tube 2500 Tape & Reel 1000 Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *The “Z’’ suffix indicates Pb−Free part. http://onsemi.com 14 ADM1021A PACKAGE DIMENSIONS QSOP16 CASE 492−01 ISSUE O −A− R Q H x 45 _ U RAD. 0.013 X 0.005 DP. MAX −B− MOLD PIN MARK NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS DRAWING. 4. PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER SIDE. 5. BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D. INCHES DIM MIN MAX A 0.189 0.196 B 0.150 0.157 C 0.061 0.068 D 0.008 0.012 F 0.016 0.035 G 0.025 BSC H 0.008 0.018 J 0.0098 0.0075 K 0.004 0.010 L 0.230 0.244 M 0_ 8_ N 0_ 7_ P 0.007 0.011 Q 0.020 DIA R 0.025 0.035 U 0.025 0.035 8_ V 0_ MILLIMETERS MIN MAX 4.80 4.98 3.81 3.99 1.55 1.73 0.20 0.31 0.41 0.89 0.64 BSC 0.20 0.46 0.249 0.191 0.10 0.25 5.84 6.20 0_ 8_ 0_ 7_ 0.18 0.28 0.51 DIA 0.64 0.89 0.64 0.89 0_ 8_ RAD. 0.005−0.010 TYP L 0.25 (0.010) M G T P DETAIL E C K V N 8 PL −T− D 16 PL 0.25 (0.010) M SEATING PLANE TB S A S J M F DETAIL E Protected by U.S. Patents 5,195,827; 5,867,012; 5,982,221; 6,097,239; 6,133,753; 6,169,442; other patents pending. Pentium is a registered trademark of Intel Corporation. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative http://onsemi.com 15 ADM1021A/D