CA3059 Zero Voltage Switch
This series is designed for thyristor control in a variety of AC power switching applications for AC input voltages of 24 V, 120 V, 208/230 V, and 277 V @ 50/60 Hz.
Applications:
• • • • • • •
Relay Control Valve Control Heater Control Lamp Control On−Off Motor Switching Differential Comparator with Self−Contained Power Supply for Industrial Applications Synchronous Switching of Flashing Lights
2 VCC
http://onsemi.com
ZERO VOLTAGE SWITCH SEMICONDUCTOR TECHNICAL DATA
RS
5 AC Input Limiter
14
Power Supply Zero Crossing Detector
VCC Current Boost RL 3
1
PLASTIC PACKAGE CASE 646
MT2
12 AC Input Voltage 100 μF + 15 V − DC Mode or 400 Hz Input RP 14 Protection Circuit + On/Off Sensing Amp − VCC
ORDERING INFORMATION
Triac Drive 4 MT1 Gate
Device CA3059
Operating Temperature Range TA = − 40° to +85°C
Package Plastic DIP
13
9 * RX 10 11
FUNCTIONAL BLOCK DESCRIPTION
1. Limiter−Power Supply — Allows operation of the CA3059 directly from an AC line. Suggested dropping resistor (RS) values are given in the table below. 2. Differential On/Off Sensing Amplifier — Tests for condition of external sensors or input command signals. Proportional control capability or hysteresis may be implemented using this block. 3. Zero−Crossing Detector — Synchronizes the output pulses to the zero voltage point of the AC cycle. This synchronization eliminates RFI when used with resistive loads. 4. Triac Drive — Supplies high−current pulses to the external power controlling thyristor. 5. Protection Circuit — A built−in circuit may be actuated, if the sensor opens or shorts, to remove the drive current from the external triac. 6. Inhibit Capability — Thyristor firing may be inhibited by the action of an internal diode gate at Pin 1. 7. High Power DC Comparator Operation — Operation in this mode is accomplished by connecting Pin 7 to Pin 12 (thus overriding the action of the zero−crossing detector). When Pin 13 is positive with respect to Pin 9, current to the thyristor is continuous.
8 * NTC Sensor Gnd 7
1 Inhibit
6 External Trigger
Figure 1. Representative Block Diagram
AC Input Voltage (50/60 Hz) Vac 24 120 208/230 277 Input Series Resistor (RS) kΩ 2.0 10 20 25 Dissipation Rating for RS
W
0.5 2.0 4.0 5.0
© Semiconductor Components Industries, LLC, 2006
July, 2006 − Rev. 2
1
Publication Order Number: CA3059/D
CA3059
MAXIMUM RATINGS
Rating DC Supply Voltage (Between Pins 2 and 7) DC Supply Voltage (Between Pins 2 and 8) Peak Supply Current (Pins 5 and 7) Fail−Safe Input Current (Pin 14) Output Pulse Current (Pin 4) (Note 1) Junction Temperature Operating Temperature Range Storage Temperature Range Symbol VCC VCC I5,7 I14 Iout TJ TA Tstg Value 12 Vdc 12 ± 50 2.0 150 150 − 40 to + 85 − 65 to + 150 mA mA mA °C °C °C Unit Vdc
ELECTRICAL CHARACTERISTICS (Operation @ 120 Vrms, 50−60 Hz, TA = 25°C [Note 2])
Characteristic DC Supply Voltage Inhibit Mode RS = 10 k, IL = 0 RS = 5.0 k, IL = 2.0 mA Pulse Mode RS = 10 k, IL = 0 RS = 5.0 k, RL = 2.0 mA Gate Trigger Current (VGT = 1.0 V, Pins 3 and 2 connected) Peak Output Current, Pulsed With Internal Power Supply, VGT = 0 Pin 3 Open Pins 3 and 2 Connected With External Power Supply, VCC = 12 V, VGT = 0 Pin 3 Open Pins 3 and 2 Connected Inhibit Input Ratio (Ratio of Voltage @ Pin 9 to Pin 2) Total Gate Pulse Duration (CExt = 0) Positive dv/dt Negative dv/dt Pulse Duration After Zero Crossing (CExt = 0, RExt = R) Positive dv/dt Negative dv/dt Output Leakage Current Inhibit Mode (Note 3) Input Bias Current Common Mode Input Voltage Range (Pins 9 and 13 Connected) Inhibit Input Voltage External Trigger Voltage Figure 2 Symbol VS 6.1 — 6.0 — 3 3 IGT IOM 50 90 4 — — 5 6 tp tn 6 tp1 tn1 3 7 — 8 — I4 IIB VCMR V1 V6−V4 — — — — — — — 50 60 0.001 0.15 1.4 to 5.0 1.4 1.4 — — 10 1.0 — 1.6 — μA μA Vdc Vdc Vdc 70 70 100 100 140 140 μs V9/V2 0.465 230 300 0.485 — — 0.520 — μs 125 190 — — — 6.5 6.1 6.4 6.2 160 7.0 — 7.0 — — mA mA Min Typ Max Unit Vdc
NOTES: 1. Care must be taken, especially when using an external power supply, that total package dissipation is not exceeded. 2. The values given in the Electrical Characteristics Table at 120 V also apply for operation at input voltages of 24 V, 208/230 V, and 277 V, except for Pulse Duration test. However, the series resistor (RS) must have the indicated value, shown in Table A for the specified input voltage. 3. I4 out of Pin 4, 2.0 V on Pin 1, S1 position 2.
http://onsemi.com
2
CA3059
TEST CIRCUITS
(All resistor values are in ohms)
RS 10 k 5 AC Line 13 Inhibit 4.6 k RS 5 AC Line 7 1 IL 8 4 9 10 External Load Current 5k 5k 11 100 μF RL VS 8 13 2 3 S1 2 100 μF VGT 2 7 IOM or IGT 4 1Ω ± 1% Oscilloscope With High−Gain Input 9 10 11
Pulse 0.3 k
4.6 k
Figure 2. DC Supply Voltage
Figure 3. Peak Output (Pulsed) and Gate Trigger Current with Internal Power Supply
100 μF 3 2 5k 5k RS 10 k 5 RS 10 k 12 120 Vrms 60 Hz 7 10 9 8 5 VGT 11 IOM 1Ω ± 1% 4 Oscilloscope With High−Gain Input 13 120 Vrms 60 Hz 7
9
10
11
6
4
8
13
14
2
R1 100 μF
R2
Figure 4. Peak Output Current (Pulsed) with External Power Supply
Figure 5. Input Inhibit Ratio
Gate Pulse Positive dv/dt Zero Voltage tP1 tP 120 Vrms 60 Hz RS 10 k CExt 5 7
AC Line Negative dv/dt
9
tN1 10 tN 11 4 1k Oscilloscope With High−Gain Input
VCC = 6.0 V 2
+ 3.0 V
9 IIB 13 7 8
12 RExt
8 5k
13 5k 100 μF
2
Figure 6. Gate Pulse Duration Test Circuit with Associated Waveform http://onsemi.com
3
Figure 7. Input Bias Current Test Circuit
CA3059
TYPICAL CHARACTERISTICS
10 k 5
9 10 1 1 1 2 14 4
IOM, PEAK OUTPUT CURRENT (PULSED) [mA]
300 250 200 150 100 50 0 120 Vrms, 60 Hz Gate Voltage = 0 Pins 2 and 3 Connected Pin 3 Open
7 8
13
39 k VI
R1 5k
R2 5k
5.0
8.0 9.0 10 6.0 7.0 11 EXTERNAL POWER SUPPLY VOLTAGE (V)
12
Figure 8. Inhibit Input Voltage Test
Figure 9. Peak Output Current (Pulsed) versus External Power Supply Voltage
IOM, PEAK OUTPUT CURRENT (PULSED) [mA]
120 Vrms, 60Hz 160 TOTAL PULSE WIDTH ( μ s) 140 130 120 120 Vrms, 60 Hz Operation 110 100 90 100 80 − 40 − 20 0 20 40 60 TA, AMBIENT TEMPERATURE (°C) 80 100
140
120 120 Vrms, 60 Hz Gate Voltage = 0 100
− 40
− 20
0
20
40
60
80
TA, AMBIENT TEMPERATURE (°C)
Figure 10. Peak Output Current (Pulsed) versus Ambient Temperature
Figure 11. Total Pulse Width versus Ambient Temperature
120 Vrms, 60 Hz 0.52 7.0 6.8 6.6 6.4 6.2 6.0 Inhibit Mode V9 /V 2, INHIBIT VOLTAGE RATIO 100 VS, INTERNAL SUPPLY (V) 0.50 0.48 0.46 0.44 0.42 0.40
− 40
− 20
0 20 40 60 TA, AMBIENT TEMPERATURE (°C)
80
− 40
− 20
0 20 40 60 TA, AMBIENT TEMPERATURE (°C)
80
100
Figure 12. Internal Supply versus Ambient Temperature
Figure 13. Inhibit Voltage Ratio versus Ambient Temperature
http://onsemi.com
4
CA3059
RP CF 100 μF 15 V + − 2 Inhibit Input Rx NTC Sensor 13
1
10 k 10
50 k 15 3 Current Boost 9 9.6 k 11 8 25
70 μA AC Line Input RS 5 85 k
35 μA
30 k 30 k 30 k 53 μA 150 μA 50 k
5k 4 To Thyristor Gate
12 For DC Mode or 400 Hz Operation
14 Fail−Safe Input
7 To Common
6 For External Trigger
NOTE: Current sources are established by an internal reference.
Figure 14. Circuit Schematic
APPLICATION INFORMATION
Power Supply
The CA3059 is a self−powered circuit, powered from the AC line through an appropriate dropping resistor (see Table A). The internal supply is designed to power the auxiliary power circuits. In applications where more output current from the internal supply is required, an external power supply of higher voltage should be used. To use an external power supply, connect Pin 5 and Pin 7 together and apply the synchronizing voltage to Pin 12 and the DC supply voltage to Pin 2 as shown in Figure 4.
Operation of Protection Circuit
b. Sensor Resistance (RX) and RP values should be between 2 kΩ and 100 kΩ. c. The relationship 0.33 < RX/RP < 3 must be met over the anticipated temperature range to prevent undesired activation of the circuit. A shunt or series resistor may have to be added.
External Inhibit Function
A priority inhibit command applied to Pin 1 will remove current drive from the thyristor. A command of at least +1.2 V @ 10 μA is required. A DTL or TTL logic 1 applied to Pin 1 will activate the inhibit function.
DC Gate Current Mode
The protection circuit, when connected, will remove current drive from the triac if an open or shorted sensor is detected. This circuit is activated by connecting Pin 13 to Pin 14 (see Figure 1). The following conditions should be observed when the protection circuit is utilized: a. The internal supply should be used and the external load current must be limited to 2 mA with a 5 kΩ dropping resistor.
When comparator operation is desired or inductive loads are being switched, Pins 7 and 12 should be connected. This connection disables the zero−crossing detector to permit the flow of gate current from the differential sensing amplifier on demand. Care should be exercised to avoid possible overloading of the internal power supply when operating the device in this mode. A resistor should be inserted between Pin 4 and the thyristor gate in order to limit the current.
http://onsemi.com
5
CA3059
PACKAGE DIMENSIONS
PLASTIC PACKAGE CASE 646−06 ISSUE M
14
8
B
1 7
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. INCHES MIN MAX 0.715 0.770 0.240 0.260 0.145 0.185 0.015 0.021 0.040 0.070 0.100 BSC 0.052 0.095 0.008 0.015 0.115 0.135 0.290 0.310 −−− 10_ 0.015 0.039 MILLIMETERS MIN MAX 18.16 18.80 6.10 6.60 3.69 4.69 0.38 0.53 1.02 1.78 2.54 BSC 1.32 2.41 0.20 0.38 2.92 3.43 7.37 7.87 −−− 10_ 0.38 1.01
A F N −T−
SEATING PLANE
L C
H
G
D 14 PL
K
M
J M
DIM A B C D F G H J K L M N
0.13 (0.005)
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative
http://onsemi.com
6
CA3059/D