CAT24C256
256 kb I2C CMOS Serial
EEPROM
Description
The CAT24C256 is a 256 kb Serial CMOS EEPROM, internally
organized as 32,768 words of 8 bits each.
It features a 64−byte page write buffer and supports the Standard
(100 kHz), Fast (400 kHz) and Fast−Plus (1 MHz) I2C protocol.
Write operations can be inhibited by taking the WP pin High (this
protects the entire memory).
External address pins make it possible to address up to eight
CAT24C256 devices on the same bus.
On−Chip ECC (Error Correction Code) makes the device suitable
for high reliability applications.*
http://onsemi.com
•
•
•
•
•
•
Supports Standard, Fast and Fast−Plus I2C Protocol
1.8 V to 5.5 V Supply Voltage Range
64−Byte Page Write Buffer
Hardware Write Protection for Entire Memory
Schmitt Triggers and Noise Suppression Filters on I2C Bus Inputs
(SCL and SDA)
Low Power CMOS Technology
1,000,000 Program/Erase Cycles
100 Year Data Retention
Industrial and Extended Temperature Range
PDIP, SOIC, TSSOP, MSOP 8−Lead and
TDFN, UDFN 8−Pad Packages
This Device is Pb−Free, Halogen Free/BFR Free, and RoHS
Compliant
SOIC−8
W SUFFIX
CASE 751BD
TSSOP−8
Y SUFFIX
CASE 948AL
Features
•
•
•
•
•
SOIC−8
X SUFFIX
CASE 751BE
TDFN−8**
ZD2 SUFFIX
CASE 511AM
UDFN−8
HU4 SUFFIX
CASE 517AZ
PDIP−8
L SUFFIX
CASE 646AA
MSOP−8
Z SUFFIX
CASE 846AD
PIN CONFIGURATION
A0
1
VCC
A1
WP
A2
SCL
VSS
SDA
PDIP (L), SOIC (W, X), TSSOP (Y),
TDFN (ZD2)**, UDFN (HU4), MSOP (Z)
For the location of Pin 1, please consult the
corresponding package drawing.
VCC
** Not recommended for new designs
SCL
PIN FUNCTION
Pin Name†
CAT24C256
A2, A1, A0
SDA
A0, A1, A2
WP
VSS
Figure 1. Functional Symbol
Function
Device Address
SDA
Serial Data
SCL
Serial Clock
WP
Write Protect
VCC
Power Supply
VSS
Ground
†The exposed pad for the TDFN/UDFN packages can
be left floating or connected to Ground.
* Available for New Product (Rev. E)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 18 of this data sheet.
© Semiconductor Components Industries, LLC, 2014
January, 2014 − Rev. 14
1
Publication Order Number:
CAT24C256/D
CAT24C256
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameters
Ratings
Units
Storage Temperature
–65 to +150
°C
Voltage on any Pin with Respect to Ground (Note 1)
–0.5 to +6.5
V
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
1. The DC input voltage on any pin should not be lower than −0.5 V or higher than VCC + 0.5 V. During transitions, the voltage on any pin may
undershoot to no less than −1.5 V or overshoot to no more than VCC + 1.5 V, for periods of less than 20 ns.
Table 2. RELIABILITY CHARACTERISTICS (Note 2)
Parameter
Symbol
NEND (Notes 3, 4)
TDR
Endurance
Min
Units
1,000,000
Program/Erase Cycles
100
Years
Data Retention
2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
and JEDEC test methods.
3. Page Mode, VCC = 5 V, 25°C.
4. The new product revision (E) uses ECC (Error Correction Code) logic with 6 ECC bits to correct one bit error in 4 data bytes. Therefore, when
a single byte has to be written, 4 bytes (including the ECC bits) are re−programmed. It is recommended to write by multiple of 4 bytes in order
to benefit from the maximum number of write cycles.
Table 3. D.C. OPERATING CHARACTERISTICS − Mature Product (Rev D)
(VCC = 2.5 V to 5.5 V, TA = −40°C to +125°C, and VCC = 1.8 V to 5.5 V, TA = −40°C to +85°C, unless otherwise specified.)
Symbol
Max
Units
ICCR
Read Current
Read, fSCL = 400 kHz
1
mA
ICC
Write Current
Write, fSCL = 400 kHz
3
mA
ISB
Standby Current
All I/O Pins at GND or VCC
TA = −40°C to +85°C
1
mA
TA = −40°C to +125°C
2
TA = −40°C to +85°C
1
IL
Parameter
Test Conditions
I/O Pin Leakage
Pin at GND or VCC
Min
TA = −40°C to +125°C
mA
2
VIL
Input Low Voltage
−0.5
VCC x 0.3
V
VIH
Input High Voltage
VCC x 0.7
VCC + 0.5
V
VOL1
Output Low Voltage
VCC ≥ 2.5 V, IOL = 3.0 mA
0.4
V
VOL2
Output Low Voltage
VCC < 2.5 V, IOL = 1.0 mA
0.2
V
Table 4. PIN IMPEDANCE CHARACTERISTICS − Mature Product (Rev D)
(VCC = 2.5 V to 5.5 V, TA = −40°C to +125°C, and VCC = 1.8 V to 5.5 V, TA = −40°C to +85°C, unless otherwise specified.)
Symbol
Parameter
Conditions
Max
Units
CIN (Note 5)
SDA I/O Pin Capacitance
VIN = 0 V
8
pF
CIN (Note 5)
Input Capacitance (other pins)
VIN = 0 V
6
pF
IWP (Note 6)
WP Input Current
VIN < VIH, VCC = 5.5 V
130
mA
VIN < VIH, VCC = 3.3 V
120
VIN < VIH, VCC = 1.8 V
80
VIN > VIH
1
5. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
and JEDEC test methods.
6. When not driven, the WP pin is pulled down to GND internally. For improved noise immunity, the internal pull−down is relatively strong;
therefore the external driver must be able to supply the pull−down current when attempting to drive the input HIGH. To conserve power, as
the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x VCC), the strong pull−down reverts to a weak current source. The
variable WP input impedance is available only for Die Rev. C and higher.
http://onsemi.com
2
CAT24C256
Table 5. D.C. OPERATING CHARACTERISTICS − New Product (Rev E) (Note 7)
(VCC = 1.8 V to 5.5 V, TA = −40°C to +85°C and VCC = 2.5 V to 5.5 V, TA = −40°C to +125°C, unless otherwise specified.)
Symbol
Parameter
ICCR
Read Current
ICCW
Write Current
ISB
IL
Standby Current
I/O Pin Leakage
Test Conditions
Min
Max
Units
1
mA
3
mA
TA = −40°C to +85°C
2
mA
TA = −40°C to +125°C
5
TA = −40°C to +85°C
1
TA = −40°C to +125°C
2
Read, fSCL = 400 kHz/1 MHz
All I/O Pins at GND or VCC
Pin at GND or VCC
mA
VIL1
Input Low Voltage
2.5 V ≤ VCC ≤ 5.5 V
−0.5
0.3 VCC
V
VIL2
Input Low Voltage
1.8 V ≤ VCC < 2.5 V
−0.5
0.25 VCC
V
VIH1
Input High Voltage
2.5 V ≤ VCC ≤ 5.5 V
0.7 VCC
VCC + 0.5
V
0.75 VCC
VIH2
Input High Voltage
1.8 V ≤ VCC < 2.5 V
VCC + 0.5
V
VOL1
Output Low Voltage
VCC ≥ 2.5 V, IOL = 3.0 mA
0.4
V
VOL2
Output Low Voltage
VCC < 2.5 V, IOL = 1.0 mA
0.2
V
Table 6. PIN IMPEDANCE CHARACTERISTICS − New Product (Rev E) (Note 7)
(VCC = 1.8 V to 5.5 V, TA = −40°C to +85°C and VCC = 2.5 V to 5.5 V, TA = −40°C to +125°C, unless otherwise specified.)
Symbol
Parameter
Conditions
Max
Units
CIN (Note 8)
SDA I/O Pin Capacitance
VIN = 0 V
8
pF
CIN (Note 8)
Input Capacitance (other pins)
VIN = 0 V
6
pF
WP Input Current, Address Input
Current (A0, A1, A2)
VIN < VIH, VCC = 5.5 V
75
mA
VIN < VIH, VCC = 3.3 V
50
VIN < VIH, VCC = 1.8 V
25
VIN > VIH
2
IWP, IA (Note 9)
7. The new product Rev E is identified by letter “E” or a dedicated marking code on top of the package.
8. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
and JEDEC test methods.
9. When not driven, the WP, A0, A1, A2 pins are pulled down to GND internally. For improved noise immunity, the internal pull−down is relatively
strong; therefore the external driver must be able to supply the pull−down current when attempting to drive the input HIGH. To conserve power,
as the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x VCC), the strong pull−down reverts to a weak current source.
http://onsemi.com
3
CAT24C256
Table 7. A.C. CHARACTERISTICS − Mature Product (Rev D) (Notes 10, 11)
(VCC = 2.5 V to 5.5 V, TA = −40°C to +125°C, and VCC = 1.8 V to 5.5 V, TA = −40°C to +85°C, unless otherwise specified.)
Standard
Parameter
Symbol
FSCL
tHD:STA
Min
Fast
Max
Clock Frequency
Min
100
START Condition Hold Time
Fast−Plus
VCC = 2.5 V − 5.5 V
TA = −405C to +855C
Max
Min
400
Max
Units
1,000
kHz
4
0.6
0.25
ms
tLOW
Low Period of SCL Clock
4.7
1.3
0.55
ms
tHIGH
High Period of SCL Clock
4
0.6
0.25
ms
4.7
0.6
0.25
ms
tSU:STA
START Condition Setup Time
tHD:DAT
Data In Hold Time
0
0
0
ms
tSU:DAT
Data In Setup Time
250
100
50
ns
tR (Note 12)
SDA and SCL Rise Time
1,000
300
100
ns
tF (Note 12)
SDA and SCL Fall Time
300
300
100
ns
tSU:STO
STOP Condition Setup Time
tBUF
Bus Free Time Between
STOP and START
tAA
SCL Low to Data Out Valid
tDH
Data Out Hold Time
Ti (Note 12)
4
0.6
0.25
ms
4.7
1.3
0.5
ms
3.5
100
0.9
100
Noise Pulse Filtered at SCL
and SDA Inputs
100
0.50
50
100
ms
ns
100
ns
tSU:WP
WP Setup Time
0
0
0
ms
tHD:WP
WP Hold Time
2.5
2.5
1
ms
tWR
tPU
(Notes 12, 13)
Write Cycle Time
5
5
Power-up to Ready Mode
1
1
0.1
5
ms
1
ms
10. The product Rev D is identified by letter “D” or a dedicated marking code on top of the package.
11. Test conditions according to “A.C. Test Conditions” table.
12. Tested initially and after a design or process change that affects this parameter.
13. tPU is the delay between the time VCC is stable and the device is ready to accept commands.
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
Table 8. A.C. TEST CONDITIONS
Input Levels
0.2 x VCC to 0.8 x VCC
Input Rise and Fall Times
≤ 50 ns
Input Reference Levels
0.3 x VCC, 0.7 x VCC
Output Reference Levels
0.5 x VCC
Output Load
Current Source: IL = 3 mA (VCC ≥ 2.5 V); IL = 1 mA (VCC < 2.5 V); CL = 100 pF
http://onsemi.com
4
CAT24C256
Table 9. A.C. CHARACTERISTICS − New Product (Rev E) (Notes 14, 15)
(VCC = 1.8 V to 5.5 V, TA = −40°C to +85°C and VCC = 2.5 V to 5.5 V, TA = −40°C to +125°C, unless otherwise specified.)
Standard
VCC = 1.8 V − 5.5 V
Symbol
FSCL
tHD:STA
Parameter
Min
Max
Clock Frequency
START Condition Hold Time
Fast
VCC = 1.8 V − 5.5 V
Min
100
Max
Fast−Plus
VCC = 2.5 V − 5.5 V
TA = −405C to +855C
Min
400
Max
Units
1,000
kHz
4
0.6
0.25
ms
tLOW
Low Period of SCL Clock
4.7
1.3
0.45
ms
tHIGH
High Period of SCL Clock
4
0.6
0.40
ms
4.7
0.6
0.25
ms
tSU:STA
START Condition Setup Time
tHD:DAT
Data In Hold Time
0
0
0
ms
tSU:DAT
Data In Setup Time
250
100
50
ns
tR (Note 16)
SDA and SCL Rise Time
1,000
300
100
ns
tF (Note 16)
SDA and SCL Fall Time
300
300
100
ns
tSU:STO
STOP Condition Setup Time
tBUF
Bus Free Time Between
STOP and START
tAA
SCL Low to Data Out Valid
tDH
Data Out Hold Time
Ti (Note 16)
4
0.6
0.25
ms
4.7
1.3
0.5
ms
3.5
50
0.9
50
Noise Pulse Filtered at SCL
and SDA Inputs
50
0.40
50
50
ms
ns
50
ns
tSU:WP
WP Setup Time
0
0
0
ms
tHD:WP
WP Hold Time
2.5
2.5
1
ms
tWR
tPU
(Notes 16, 17)
Write Cycle Time
5
5
Power-up to Ready Mode
1
1
14. Test conditions according to “A.C. Test Conditions” table.
15. The New product Rev E is identified by letter “E” or a dedicated marking code on top of the package.
16. Tested initially and after a design or process change that affects this parameter.
17. tPU is the delay between the time VCC is stable and the device is ready to accept commands.
http://onsemi.com
5
0.1
5
ms
1
ms
CAT24C256
Power-On Reset (POR)
The CAT24C256 Die Rev. C incorporates Power−On
Reset (POR) circuitry which protects the internal logic
against powering up in the wrong state.
The device will power up into Standby mode after VCC
exceeds the POR trigger level and will power down into
Reset mode when VCC drops below the POR trigger level.
This bi−directional POR behavior protects the device
against brown−out failure, following a temporary loss of
power.
device pulls down the SDA line to ‘transmit’ a ‘0’ and
releases it to ‘transmit’ a ‘1’.
Data transfer may be initiated only when the bus is not
busy (see A.C. Characteristics).
During data transfer, the SDA line must remain stable
while the SCL line is HIGH. An SDA transition while SCL
is HIGH will be interpreted as a START or STOP condition
(Figure 2).
START
The START condition precedes all commands. It consists
of a HIGH to LOW transition on SDA while SCL is HIGH.
The START acts as a ‘wake−up’ call to all receivers. Absent
a START, a Slave will not respond to commands.
Pin Description
SCL: The Serial Clock input pin accepts the Serial Clock
signal generated by the Master.
SDA: The Serial Data I/O pin receives input data and
transmits data stored in EEPROM. In transmit mode, this pin
is open drain. Data is acquired on the positive edge, and is
delivered on the negative edge of SCL.
A0, A1 and A2: The Address pins accept the device address.
These pins have on−chip pull−down resistors.
WP: The Write Protect input pin inhibits all write
operations, when pulled HIGH. This pin has an on−chip
pull−down resistor.
STOP
The STOP condition completes all commands. It consists
of a LOW to HIGH transition on SDA while SCL is HIGH.
The STOP starts the internal Write cycle (when following a
Write command) or sends the Slave into standby mode
(when following a Read command).
Device Addressing
The Master initiates data transfer by creating a START
condition on the bus. The Master then broadcasts an 8−bit
serial Slave address. The first 4 bits of the Slave address are
set to 1010, for normal Read/Write operations (Figure 3).
The next 3 bits, A2, A1 and A0, select one of 8 possible Slave
devices. The last bit, R/W, specifies whether a Read (1) or
Write (0) operation is to be performed.
Functional Description
The CAT24C256 supports the Inter−Integrated Circuit
(I2C) Bus data transmission protocol, which defines a device
that sends data to the bus as a transmitter and a device
receiving data as a receiver. Data flow is controlled by a
Master device, which generates the serial clock and all
START and STOP conditions. The CAT24C256 acts as a
Slave device. Master and Slave alternate as either
transmitter or receiver. Up to 8 devices may be connected to
the bus as determined by the device address inputs A0, A1,
and A2.
Acknowledge
After processing the Slave address, the Slave responds
with an acknowledge (ACK) by pulling down the SDA line
during the 9th clock cycle (Figure 4). The Slave will also
acknowledge the byte address and every data byte presented
in Write mode. In Read mode the Slave shifts out a data byte,
and then releases the SDA line during the 9th clock cycle. If
the Master acknowledges the data, then the Slave continues
transmitting. The Master terminates the session by not
acknowledging the last data byte (NoACK) and by sending
a STOP to the Slave. Bus timing is illustrated in Figure 5.
I2C Bus Protocol
The I2C bus consists of two ‘wires’, SCL and SDA. The
two wires are connected to the VCC supply via pull−up
resistors. Master and Slave devices connect to the 2−wire
bus via their respective SCL and SDA pins. The transmitting
http://onsemi.com
6
CAT24C256
SCL
SDA
START
CONDITION
STOP
CONDITION
Figure 2. Start/Stop Timing
1
0
1
0
A2
A1
A0
R/W
DEVICE ADDRESS
Figure 3. Slave Address Bits
BUS RELEASE DELAY (TRANSMITTER)
SCL FROM
MASTER
1
BUS RELEASE DELAY (RECEIVER)
8
9
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
START
ACK SETUP (≥ tSU:DAT)
ACK DELAY (≤ tAA)
Figure 4. Acknowledge Timing
tHIGH
tF
tLOW
tR
tLOW
SCL
tSU:STA
tHD:DAT
tHD:STA
tSU:DAT
tSU:STO
SDA IN
tAA
tDH
SDA OUT
Figure 5. Bus Timing
http://onsemi.com
7
tBUF
CAT24C256
WRITE OPERATIONS
(within the selected page). The internal Write cycle starts
immediately following the STOP.
Byte Write
In Byte Write mode the Master sends a START, followed
by Slave address, two byte address and data to be written
(Figure 6). The Slave acknowledges all 4 bytes, and the
Master then follows up with a STOP, which in turn starts the
internal Write operation (Figure 7). During internal Write,
the Slave will not acknowledge any Read or Write request
from the Master.
Acknowledge Polling
Page Write
Hardware Write Protection
The CAT24C256 contains 32,768 bytes of data, arranged
in 512 pages of 64 bytes each. A two byte address word,
following the Slave address, points to the first byte to be
written. The most significant bit of the address word is ‘don’t
care’, the next 9 bits identify the page and the last 6 bits
identify the byte within the page. Up to 64 bytes can be
written in one Write cycle (Figure 8).
The internal byte address counter is automatically
incremented after each data byte is loaded. If the Master
transmits more than 64 data bytes, then earlier bytes will be
overwritten by later bytes in a ‘wrap−around’ fashion
With the WP pin held HIGH, the entire memory is
protected against Write operations. If the WP pin is left
floating or is grounded, it has no impact on the operation of
the CAT24C256. The state of the WP pin is strobed on the
last falling edge of SCL immediately preceding the first data
byte (Figure 9). If the WP pin is HIGH during the strobe
interval, the CAT24C256 will not acknowledge the data byte
and the Write request will be rejected.
Acknowledge polling can be used to determine if the
CAT24C256 is busy writing or is ready to accept commands.
Polling is implemented by interrogating the device with a
‘Selective Read’ command (see READ OPERATIONS).
The CAT24C256 will not acknowledge the Slave address,
as long as internal Write is in progress.
Delivery State
The CAT24C256 is shipped erased, i.e., all bytes are FFh.
http://onsemi.com
8
CAT24C256
S
T
BUS ACTIVITY: A
MASTER R
T
SLAVE
ADDRESS
BYTE ADDRESS
A7 − A0
A15 − A8
SDA LINE S
S
T
O
P
DATA
P
*
A
C
K
A
C
K
* = Don’t Care Bit
A
C
K
A
C
K
Figure 6. Byte Write Timing
SCL
SDA
8th Bit
Byte n
ACK
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
Figure 7. Write Cycle Timing
S
BUS
T
ACTIVITY: A
MASTER R
T
BYTE ADDRESS
A15 − A8
A7 − A0
SLAVE
ADDRESS
SDA LINE S
DATA
DATA n
S
T
O
P
DATA n+63
P
*
* = Don’t Care Bit
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
Figure 8. Page Write Timing
ADDRESS
BYTE
DATA
BYTE
1
8
a7
a0
9
1
8
d7
d0
SCL
SDA
tSU:WP
WP
tHD:WP
Figure 9. WP Timing
http://onsemi.com
9
A
C
K
A
C
K
CAT24C256
READ OPERATIONS
The address counter can be initialized by performing a
‘dummy’ Write operation (Figure 11). Here the START is
followed by the Slave address (with the R/W bit set to ‘0’)
and the desired two byte address. Instead of following up
with data, the Master then issues a 2nd START, followed by
the ‘Immediate Address Read’ sequence, as described
earlier.
Immediate Address Read
In standby mode, the CAT24C256 internal address
counter points to the data byte immediately following the
last byte accessed by a previous operation. If that ‘previous’
byte was the last byte in memory, then the address counter
will point to the 1st memory byte, etc.
When, following a START, the CAT24C256 is presented
with a Slave address containing a ‘1’ in the R/W bit position
(Figure 10), it will acknowledge (ACK) in the 9th clock cycle,
and will then transmit data being pointed at by the internal
address counter. The Master can stop further transmission by
issuing a NoACK, followed by a STOP condition.
Sequential Read
If the Master acknowledges the 1st data byte transmitted
by the CAT24C256, then the device will continue
transmitting as long as each data byte is acknowledged by
the Master (Figure 12). If the end of memory is reached
during sequential Read, then the address counter will
‘wrap−around’ to the beginning of memory, etc. Sequential
Read works with either ‘Immediate Address Read’ or
‘Selective Read’, the only difference being the starting byte
address.
Selective Read
The Read operation can also be started at an address
different from the one stored in the internal address counter.
S
T
BUS ACTIVITY: A
MASTER R
T
S
T
O
P
SLAVE
ADDRESS
SDA LINE S
P
A
C
K
SCL
8
SDA
N
O
A
C
K
DATA
9
8th Bit
DATA OUT
NO ACK
STOP
Figure 10. Immediate Address Read Timing
S
T
BUS ACTIVITY: A
MASTER R
T
S
T
A
R
T
BYTE ADDRESS
A15 − A8
A7 − A0
SLAVE
ADDRESS
SDA LINE S
S
T
O
P
DATA
P
S
*
A
C
K
* = Don’t Care Bit
SLAVE
ADDRESS
A
C
K
A
C
K
N
O
A
C
K
A
C
K
Figure 11. Selective Read Timing
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
DATA n
DATA n+1
S
T
O
P
DATA n+x
DATA n+2
P
SDA LINE
A
C
K
A
C
K
A
C
K
Figure 12. Sequential Read Timing
http://onsemi.com
10
A
C
K
N
O
A
C
K
CAT24C256
PACKAGE DIMENSIONS
PDIP−8, 300 mils
CASE 646AA−01
ISSUE A
SYMBOL
MIN
NOM
A
E1
5.33
A1
0.38
A2
2.92
3.30
4.95
b
0.36
0.46
0.56
b2
1.14
1.52
1.78
c
0.20
0.25
0.36
D
9.02
9.27
10.16
E
7.62
7.87
8.25
E1
6.10
6.35
7.11
e
PIN # 1
IDENTIFICATION
MAX
2.54 BSC
eB
7.87
L
2.92
10.92
3.30
3.80
D
TOP VIEW
E
A2
A
A1
c
b2
L
e
eB
b
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MS-001.
http://onsemi.com
11
CAT24C256
PACKAGE DIMENSIONS
SOIC 8, 150 mils
CASE 751BD−01
ISSUE O
E1
E
SYMBOL
MIN
A
1.35
1.75
A1
0.10
0.25
b
0.33
0.51
c
0.19
0.25
D
4.80
5.00
E
5.80
6.20
E1
3.80
MAX
4.00
1.27 BSC
e
PIN # 1
IDENTIFICATION
NOM
h
0.25
0.50
L
0.40
1.27
θ
0º
8º
TOP VIEW
D
h
A1
θ
A
c
e
b
L
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.
http://onsemi.com
12
CAT24C256
PACKAGE DIMENSIONS
TSSOP8, 4.4x3
CASE 948AL−01
ISSUE O
b
SYMBOL
MIN
NOM
1.20
A
E1
E
MAX
A1
0.05
A2
0.80
b
0.19
0.15
0.90
1.05
0.30
c
0.09
D
2.90
3.00
3.10
E
6.30
6.40
6.50
E1
4.30
4.40
4.50
0.20
0.65 BSC
e
L
1.00 REF
L1
0.50
θ
0º
0.60
0.75
8º
e
TOP VIEW
D
A2
c
q1
A
A1
L1
SIDE VIEW
L
END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-153.
http://onsemi.com
13
CAT24C256
PACKAGE DIMENSIONS
TDFN8, 3x4.9
CASE 511AM−01
ISSUE A
D
A
DETAIL A
DAP SIZE
2.6 x 3.3mm
E
E2
PIN #1
IDENTIFICATION
A1
PIN #1 IDENTIFICATION
D2
TOP VIEW
SIDE VIEW
SYMBOL
MIN
NOM
MAX
A
0.70
0.75
0.80
A1
0.00
0.02
0.05
A2
0.45
0.55
0.65
A3
A2
A
A1
0.25
0.30
0.35
D
2.90
3.00
3.10
D2
0.90
1.00
1.10
E
4.80
4.90
5.00
E2
0.90
1.00
1.10
e
b
L
0.65 TYP
0.50
0.60
A3
FRONT VIEW
0.20 REF
b
L
BOTTOM VIEW
e
0.70
DETAIL A
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MO-229.
http://onsemi.com
14
CAT24C256
PACKAGE DIMENSIONS
SOIC−8, 208 mils
CASE 751BE−01
ISSUE O
SYMBOL
MIN
NOM
2.03
A
E1 E
MAX
A1
0.05
0.25
b
0.36
0.48
c
0.19
0.25
D
5.13
5.33
E
7.75
8.26
E1
5.13
5.38
1.27 BSC
e
L
0.51
0.76
θ
0º
8º
PIN#1 IDENTIFICATION
TOP VIEW
D
A
e
b
q
L
A1
SIDE VIEW
c
END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with EIAJ EDR-7320.
http://onsemi.com
15
CAT24C256
PACKAGE DIMENSIONS
UDFN8, 2x3 EXTENDED PAD
CASE 517AZ−01
ISSUE O
D
b
A
e
L
DAP SIZE 1.8 x 1.8
E2
E
PIN #1
IDENTIFICATION
A1
PIN #1 INDEX AREA
D2
TOP VIEW
SIDE VIEW
SYMBOL
MIN
NOM
MAX
A
0.45
0.50
0.55
A1
0.00
0.02
0.05
A3
0.127 REF
b
0.20
0.25
0.30
D
1.95
2.00
2.05
D2
1.35
1.40
1.45
E
2.95
3.00
3.05
E2
1.25
1.30
1.35
e
L
BOTTOM VIEW
DETAIL A
0.065 REF
A3 A
FRONT VIEW
0.50 REF
0.25
0.30
0.35
A3
Notes:
(1) All dimensions are in millimeters.
(2) Refer JEDEC MO-236/MO-252.
0.0 - 0.05
DETAIL A
http://onsemi.com
16
0.065 REF
Copper Exposed
CAT24C256
PACKAGE DIMENSIONS
MSOP 8, 3x3
CASE 846AD−01
ISSUE O
SYMBOL
MIN
NOM
MAX
A
E
1.10
A1
0.05
0.10
0.15
A2
0.75
0.85
0.95
b
0.22
0.38
c
0.13
D
2.90
3.00
3.10
E
4.80
4.90
5.00
E1
2.90
3.00
3.10
E1
0.23
e
L
0.65 BSC
0.40
0.60
L1
L2
θ
0.80
0.95 REF
0.25 BSC
0º
6º
TOP VIEW
D
A
A2
A1
DETAIL A
e
b
c
SIDE VIEW
END VIEW
q
L2
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-187.
L
L1
DETAIL A
http://onsemi.com
17
CAT24C256
EXAMPLE OF ORDERING INFORMATION (Notes 18−22)
Device
Marking*
Package
Type
CAT24C256LI−G
24256E
CAT24C256LE−G
Temperature Range
Lead Finish
Shipping
PDIP−8
I = Industrial
(−40°C to +85°C)
NiPdAu
Tube, 50 Units / Tube
24256E
PDIP−8
E = Extended
(−40°C to +125°C)
NiPdAu
Tube, 50 Units / Tube
CAT24C256WI−GT3
24256E
SOIC−8, JEDEC
I = Industrial
(−40°C to +85°C)
NiPdAu
Tape & Reel,
3,000 Units / Reel
CAT24C256WE−GT3
24256E
SOIC−8, JEDEC
E = Extended
(−40°C to +125°C)
NiPdAu
Tape & Reel,
3,000 Units / Reel
CAT24C256WI−G
24256E
SOIC−8, JEDEC
I = Industrial
(−40°C to +85°C)
NiPdAu
Tube, 100 Units / Tube
CAT24C256XI−T2
24256E
SOIC−8, EIAJ
I = Industrial
(−40°C to +85°C)
Matte−Tin
Tape & Reel,
2,000 Units / Reel
CAT24C256XE−T2
24256E
SOIC−8, EIAJ
E = Extended
(−40°C to +125°C)
Matte−Tin
Tape & Reel,
2,000 Units / Reel
CAT24C256YI−GT3
C56E
TSSOP−8
I = Industrial
(−40°C to +85°C)
NiPdAu
Tape & Reel,
3,000 Units / Reel
CAT24C256YE−GT3
C56E
TSSOP−8
E = Extended
(−40°C to +125°C)
NiPdAu
Tape & Reel,
3,000 Units / Reel
CAT24C256YI−G
C56E
TSSOP−8
I = Industrial
(−40°C to +85°C)
NiPdAu
Tube, 100 Units / Tube
CAT24C256ZD2IGT2
(Note 23, 24)
CCHN
TDFN−8
I = Industrial
(−40°C to +85°C)
NiPdAu
Tape & Reel,
2,000 Units / Reel
CAT24C256HU4IGT3
(Note 24)
C8U
UDFN−8
I = Industrial
(−40°C to +85°C)
NiPdAu
Tape & Reel,
3,000 Units / Reel
CAT24C256HU4EGT3
(Note 24)
C8U
UDFN−8
E = Extended
(−40°C to +125°C)
NiPdAu
Tape & Reel,
3,000 Units / Reel
CAT24C256ZI−GT3
C8
MSOP−8
I = Industrial
(−40°C to +85°C)
NiPdAu
Tape & Reel,
3,000 Units / Reel
CAT24C256ZE−GT3
C8
MSOP−8
E = Extended
(−40°C to +125°C)
NiPdAu
Tape & Reel,
3,000 Units / Reel
Device Order Number
18. All packages are RoHS-compliant (Lead-free, Halogen-free).
19. The standard lead finish is NiPdAu.
20. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
21. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
22. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device
Nomenclature document, TND310/D, available at www.onsemi.com
23. Not recommended for new design.
24. There are NO hyphens in the orderable part numbers.
* Marking for New Product (Rev E)
ON Semiconductor is licensed by Philips Corporation to carry the I2C Bus Protocol.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks,
copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC
reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any
particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without
limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications
and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC
does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where
personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly,
any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture
of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
http://onsemi.com
18
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
CAT24C256/D
工商网监
湘ICP备2023018690号
