CAT5269YI-00-T2

CAT5269 Dual Digital Potentiometer (POT) with 256 Taps and 2‐wire Interface http://onsemi.com Description The CAT5269 is two digital POTs integrated with control logic and 18 bytes of NVRAM memory. Each digital POT consists of a series of resistive elements connected between two externally accessible end points. The tap points between each resistive element are connected to the wiper outputs with CMOS switches. A separate 8-bit control register (WCR) independently controls the wiper tap switches for each digital POT. Associated with each wiper control register are four 8-bit non-volatile memory data registers (DR) used for storing up to four wiper settings. Writing to the wiper control register or any of the non-volatile data registers is via a 2-wire serial bus. On power-up, the contents of the first data register (DR0) for each of the potentiometers is automatically loaded into its respective wiper control registers. The CAT5269 can be used as a potentiometer or as a two terminal, variable resistor. It is intended for circuit level or system level adjustments in a wide variety of applications. It is available in the −40C to 85C industrial operating temperature range and offered in a 24-lead SOIC and TSSOP package. Features               Four Linear Taper Digital Potentiometers 256 Resistor Taps per Potentiometer End to End Resistance 50 kW or 100 kW Potentiometer Control and Memory Access via 2-wire Interface (I2C like) Low Wiper Resistance, Typically 100 W Nonvolatile Memory Storage for up to Four Wiper Settings for Each Potentiometer Automatic Recall of Saved Wiper Settings at Power Up 2.5 to 6.0 Volt Operation Standby Current less than 1 mA 1,000,000 Nonvolatile WRITE Cycles 100 Year Nonvolatile Memory Data Retention 24-lead SOIC and TSSOP Packages Industrial Temperature Range These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant  Semiconductor Components Industries, LLC, 2013 July, 2013 − Rev. 7 1 TSSOP−24 Y SUFFIX CASE 948AR SOIC−24 W SUFFIX CASE 751BK PIN CONNECTIONS NC A3 1 A0 SCL NC NC NC NC NC NC NC VCC CAT5269 NC GND RL0 RW1 RH0 RH1 RW0 RL1 A1 A2 SDA WP SOIC−24 (W) TSSOP−24 (Y) (Top View) ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet. Publication Order Number: CAT5269/D CAT5269 MARKING DIAGRAMS (SOIC−24) (TSSOP−24) L3B CAT5269WT −RRYMXXXX RLB CAT5269YT 3YMXXX R = Resistance 1 = 2.5 KW 2 = 10 KW 4 = 50 KW 5 = 100 KW L = Assembly Location B = Product Revision (Fixed as “B”) CAT5269Y = Device Code T = Temperature Range (I = Industrial) 3 = Lead Finish − Matte-Tin Y = Production Year (Last Digit) M = Production Month (1−9, O, N, D) XXX = Last Three Digits of Assembly Lot Number L = Assembly Location 3 = Lead Finish − Matte-Tin B = Product Revision (Fixed as “B”) CAT5269W = Device Code T = Temperature Range (I = Industrial) − = Dash RR = Resistance 25 = 2.5 KW 10 = 10 KW 50 = 50 KW 00 = 100 KW Y = Production Year (Last Digit) M = Production Month (1−9, O, N, D) XXXX = Last Four Digits of Assembly Lot Number RH0 SCL SDA RH1 WIPER CONTROL REGISTERS 2−WIRE BUS INTERFACE RW0 RW1 WP A0 A1 A2 A3 NONVOLATILE DATA REGISTERS CONTROL LOGIC RL0 Figure 1. Functional Diagram http://onsemi.com 2 RL1 CAT5269 PIN DESCRIPTIONS SCL: Serial Clock The CAT5269 serial clock input pin is used to clock all data transfers into or out of the device. SDA: Serial Data The CAT5269 bidirectional serial data pin is used to transfer data into and out of the device. The SDA pin is an open drain output and can be wire-Ored with the other open drain or open collector I/Os. A0, A1, A2, A3: Device Address Inputs These inputs set the device address when addressing multiple devices. A total of sixteen devices can be addressed on a single bus. A match in the slave address must be made with the address input in order to initiate communication with the CAT5269. RH, RL: Resistor End Points The two sets of RH and RL pins are equivalent to the terminal connections on a mechanical potentiometer. RW: Wiper The RW pins are equivalent to the wiper terminal of a mechanical potentiometer. WP: Write Protect Input The WP pin when tied low prevents non-volatile writes to the data register (change of wiper control register is allowed) and when tied high or left floating normal read/write operations are allowed. See Write Protection on page 8 for more details. Table 1. PIN DESCRIPTIONS Pin # Name Function 1 NC No Connect 2 A0 Device Address, LSB 3 NC No Connect 4 NC No Connect 5 NC No Connect 6 NC No Connect 7 VCC Supply Voltage 8 RL0 Low Reference Terminal for Potentiometer 0 9 RH0 High Reference Terminal for Potentiometer 0 10 RW0 Wiper Terminal for Potentiometer 0 11 A2 Device Address 12 WP Write Protection 13 SDA Serial Data Input/Output 14 A1 Device Address 15 RL1 Low Reference Terminal for Potentiometer 1 16 RH1 High Reference Terminal for Potentiometer 1 17 RW1 Wiper Terminal for Potentiometer 1 18 GND Ground 19 NC No Connect 20 NC No Connect 21 NC No Connect 22 NC No Connect 23 SCL Bus Serial Clock 24 A3 Device Address DEVICE OPERATION The CAT5269 is two resistor arrays integrated with a 2-wire serial interface, two 8-bit wiper control registers and eight 8-bit, non-volatile memory data registers. Each resistor array contains 255 separate resistive elements connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL). The tap positions between and at the ends of the series resistors are connected to the output wiper terminals (RW) by a CMOS transistor switch. Only one tap point for each potentiometer is connected to its wiper terminal at a time and is determined by the value of the wiper control register. Data can be read or written to the wiper control registers or the non-volatile memory data registers via the 2-wire bus. Additional instructions allow data to be transferred between the wiper control registers and each respective potentiometer’s non-volatile data registers. Also, the device can be instructed to operate in an “increment/ decrement” mode. http://onsemi.com 3 CAT5269 Table 2. ABSOLUTE MAXIMUM RATINGS Parameters Ratings Units Temperature Under Bias −55 to +125 C Storage Temperature −65 to +150 C −2.0 to +VCC + 2.0 V Voltage on Any Pin with Respect to VSS (Note 1) VCC with Respect to Ground −2.0 to +7.0 V Package Power Dissipation Capability (TA = 25C) 1.0 W Lead Soldering Temperature (10 s) 300 C Wiper Current 6 mA Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. Table 3. RECOMMENDED OPERATING CONDITIONS Parameters Ratings Units VCC +2.5 to +6.0 V Industrial Temperature −40 to +85 C Table 4. POTENTIOMETER CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.) Limits Parameter Symbol Test Conditions Min Typ Max Units RPOT Potentiometer Resistance (100 kW) 100 kW RPOT Potentiometer Resistance (50 kW) 50 kW Potentiometer Resistance Tolerance RPOT Matching Power Rating 25C, each pot 20 % 1 % 50 mW 3 mA IW Wiper Current RW Wiper Resistance IW = 3 mA @ VCC = 3 V 200 300 W RW Wiper Resistance IW = 3 mA @ VCC = 5 V 100 150 W VTERM Voltage on any RH or RL Pin VSS = 0 V Resolution VSS VCC 0.4 V % Absolute Linearity (Note 4) Rw(n)(actual)−R(n)(expected) (Note 7) 1 LSB (Note 6) Relative Linearity (Note 5) Rw(n+1)−[Rw(n)+LSB] (Note 7) 0.2 LSB (Note 6) TCRPOT Temperature Coefficient of RPOT (Note 3) TCRATIO Ratiometric Temp. Coefficient (Note 3) CH/CL/CW Potentiometer Capacitances (Note 3) 10/10/25 pF RPOT = 50 kW (Note 3) 0.4 MHz fc Frequency Response ppm/C 300 20 ppm/C 1. The minimum DC input voltage is –0.5 V. During transitions, inputs may undershoot to –2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is VCC +0.5 V, which may overshoot to VCC +2.0 V for periods of less than 20 ns. 2. Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1 V to VCC +1 V. 3. This parameter is tested initially and after a design or process change that affects the parameter. 4. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer. 5. Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size. 6. LSB = RTOT / 255 or (RH − RL) / 255, single pot 7. n = 0, 1, 2, ..., 255 http://onsemi.com 4 CAT5269 Table 5. D.C. OPERATING CHARACTERISTICS (VCC = +2.5 V to +6.0 V, unless otherwise specified.) Symbol Parameter Test Conditions Min Max Units ICC1 Power Supply Current fSCL = 400 kHz, SDA = Open VCC = 6 V, Inputs = GND 1 mA ICC2 Power Supply Current Non-volatile WRITE fSCK = 400 kHz, SDA Open VCC = 6 V, Input = GND 5 mA ISB Standby Current (VCC = 5 V) VIN = GND or VCC, SDA = Open 5 mA ILI Input Leakage Current VIN = GND to VCC 10 mA ILO Output Leakage Current VOUT = GND to VCC 10 mA VIL Input Low Voltage −1 VCC x 0.3 V VIH Input High Voltage VCC x 0.7 VCC + 1.0 V 0.4 V VOL1 Output Low Voltage (VCC = 3 V) IOL = 3 mA Table 6. CAPACITANCE (TA = 25C, f = 1.0 MHz, VCC = 5 V) Symbol Conditions Max Units CI/O (Note 8) Input/Output Capacitance (SDA) Test VI/O = 0 V 8 pF CIN (Note 8) Input Capacitance (A0, A1, A2, A3, SCL, WP) VIN = 0 V 6 pF Table 7. A.C. CHARACTERISTICS 2.5 V − 6.0 V Max Units Clock Frequency 400 kHz Noise Suppression Time Constant at SCL, SDA Inputs 200 ns 1 ms Symbol fSCL TI (Note 8) tAA tBUF (Note 8) Min Parameter SLC Low to SDA Data Out and ACK Out Time the bus must be free before a new transmission can start 1.2 ms Start Condition Hold Time 0.6 ms tLOW Clock Low Period 1.2 ms tHIGH Clock High Period 0.6 ms tHD:STA tSU:STA Start Condition Setup Time (for a Repeated Start Condition) 0.6 ms tHD:DAT Data in Hold Time 0 ns tSU:DAT Data in Setup Time 50 ns tR (Note 8) SDA and SCL Rise Time 0.3 ms tF (Note 8) SDA and SCL Fall Time 300 ns tSU:STO tDH Stop Condition Setup Time 0.6 ms Data Out Hold Time 100 ns 8. This parameter is tested initially and after a design or process change that affects the parameter. http://onsemi.com 5 CAT5269 Table 8. POWER UP TIMING (Notes 9, 10) Parameter Symbol Max Units tPUR Power-up to Read Operation 1 ms tPUW Power-up to Write Operation 1 ms Max Units Wiper Response Time After Power Supply Stable 10 ms Wiper Response Time After Instruction Issued 10 ms Max Units 5 ms Table 9. WIPER TIMING Symbol tWRPO tWRL Parameter Table 10. WRITE CYCLE LIMITS (Note 11) Symbol tWR Parameter Write Cycle Time Table 11. RELIABILITY CHARACTERISTICS Symbol NEND (Note 9) Parameter Reference Test Method Min Max Units Endurance MIL−STD−883, Test Method 1033 1,000,000 Cycles/Byte TDR (Note 9) Data Retention MIL−STD−883, Test Method 1008 100 Years VZAP (Note 9) ESD Susceptibility MIL−STD−883, Test Method 3015 2000 V ILTH (Note 9) Latch-up JEDEC Standard 17 100 mA 9. This parameter is tested initially and after a design or process change that affects the parameter. 10. tPUR and tPUW are delays required from the time VCC is stable until the specified operation can be initiated. 11. The write cycle is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address. tF tHIGH tR tLOW tLOW SCL tSU:STA tHD:STA tHD:DAT tSU:DAT tSU:STO SDA IN tAA tDH SDA OUT Figure 2. Bus Timing http://onsemi.com 6 tBUF CAT5269 SERIAL BUS PROTOCOL The following defines the features of the 2-wire bus protocol: 1. Data transfer may be initiated only when the bus is not busy. 2. During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock is high will be interpreted as a START or STOP condition. Therefore, the CAT5269 will be considered a slave device in all applications. The device controlling the transfer is a master, typically a processor or controller, and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. STOP Condition START Condition The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT5269 monitors the SDA and SCL lines and will not respond until this condition is met. A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition. DEVICE ADDRESSING Acknowledge The bus Master begins a transmission by sending a START condition. The Master then sends the address of the particular slave device it is requesting. The four most significant bits of the 8-bit slave address are fixed as 0101 for the CAT5269 (see Figure 6). The next four significant bits (A3, A2, A1, A0) are the device address bits and define which device the Master is accessing. Up to sixteen devices may be individually addressed by the system. Typically, +5 V and ground are hard-wired to these pins to establish the device’s address. After the Master sends a START condition and the slave address byte, the CAT5269 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. After a successful data transfer, each receiving device is required to generate an acknowledge. The Acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data. The CAT5269 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8−bit byte. When the CAT5269 is in a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT5269 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition. WRITE OPERATIONS Acknowledge Polling In the Write mode, the Master device sends the START condition and the slave address information to the Slave device. After the Slave generates an acknowledge, the Master sends the instruction byte that defines the requested operation of CAT5269. The instruction byte consist of a four-bit opcode followed by two register selection bits and two pot selection bits. After receiving another acknowledge from the Slave, the Master device transmits the data to be written into the selected register. The CAT5269 acknowledges once more and the Master generates the STOP condition, at which time if a nonvolatile data register is being selected, the device begins an internal programming cycle to non-volatile memory. While this internal cycle is in progress, the device will not respond to any request from the Master device. The disabling of the inputs can be used to take advantage of the typical write cycle time. Once the stop condition is issued to indicate the end of the host’s write operation, the CAT5269 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address. If the CAT5269 is still busy with the write operation, no ACK will be returned. If the CAT5269 has completed the write operation, an ACK will be returned and the host can then proceed with the next instruction operation. http://onsemi.com 7 CAT5269 WRITE PROTECTION The Write Protection feature allows the user to protect against inadvertent programming of the non-volatile data registers. If the WP pin is tied to LOW, the data registers are protected and become read only. Similarly, the WP pin going low after start will interrupt a nonvolatile write to data registers, while the WP pin going low after an internal write cycle has stated will have no effect on any write operation (see also CAT5409 or CAT5259). The CAT5269 will accept both slave addresses and instructions, but the data registers are protected from programming by the device’s failure to send an acknowledge after data is received. SCL SDA 8TH BIT ACK BYTE n tWR STOP CONDITION START CONDITION Figure 3. Write Cycle Timing SDA SCL START CONDITION STOP CONDITION Figure 4. Start/Stop Condition SCL FROM MASTER 1 8 9 DATA OUTPUT FROM TRANSMITTER DATA OUTPUT FROM RECEIVER ACKNOWLEDGE START Figure 5. Acknowledge Condition CAT5269 0 1 0 1 A3 A2 Figure 6. Slave Address Bits * A0, A1, A2 and A3 correspond to pin A0, A1, A2 and A3 of the device. ** A0, A1, A2 and A3 must compare to its corresponding hard wired input pins. http://onsemi.com 8 A1 A0 ADDRESS CAT5269 INSTRUCTION AND REGISTER DESCRIPTION Slave Address Byte Instruction Byte The first byte sent to the CAT5269 from the master/processor is called the Slave Address Byte. The most significant four bits of the slave address are a device type identifier. These bits for the CAT5269 are fixed at 0101[B] (refer to Figure 8). The next four bits, A3 − A0, are the internal slave address and must match the physical device address which is defined by the state of the A3 − A0 input pins for the CAT5269 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A3 − A0 inputs can be actively driven by CMOS input signals or tied to VCC or VSS. The next byte sent to the CAT5269 contains the instruction and register pointer information. The four most significant bits used provide the instruction opcode I3 − I0. The R1 and R0 bits point to one of the four data registers of each associated potentiometer. The least two significant bits point to one of four Wiper Control Registers. The format is shown in Figure 9. SDA LINE Register Address Pot1 WCR Address op code Variable Fixed Data Register Selected R1 R0 DR0 0 0 DR1 0 1 INSTRUCTION BYTE SLAVE ADDRESS S T BUS ACTIVITY: A MASTER R T Table 12. DATA REGISTER SELECTION S T DR1 WCRDATA O P P S A C K A C K A C K Figure 7. Write Timing Device Type Identifier ID3 Slave Address ID2 ID1 1 0 0 ID0 A3 A2 A1 A0 1 (MSB) (LSB) Figure 8. Identification Byte Format Instruction Opcode I3 I2 Data Register Selection I1 I0 R1 R0 (MSB) WCR/Pot Selection P1 P0 (LSB) Figure 9. Instruction Byte Format WIPER CONTROL AND DATA REGISTERS Wiper Control Register (WCR) modified one step at a time by the Increment/decrement instruction (see Instruction section for more details). Finally, it is loaded with the content of its data register zero (DR0) upon power-up. The Wiper Control Register is a volatile register that loses its contents when the CAT5269 is powered-down. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down. The CAT5269 contains two 8-bit Wiper Control Registers, one for each potentiometer. The Wiper Control Register output is decoded to select one of 256 switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written by the host via Write Wiper Control Register instruction; it may be written by transferring the contents of one of four associated Data Registers via the XFR Data Register instruction; it can be http://onsemi.com 9 CAT5269 Data Registers (DR) Instructions Each potentiometer has four 8-bit non-volatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the associated Wiper Control Register. Any data changes in one of the Data Registers is a non-volatile operation and will take a maximum of 10 ms. If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as standard memory locations for system parameters or user preference data. Four of the nine instructions are three bytes in length. These instructions are:  Read Wiper Control Register – read the current wiper position of the selected potentiometer in the WCR  Write Wiper Control Register – change current wiper position in the WCR of the selected potentiometer  Read Data Register – read the contents of the selected Data Register  Write Data Register – write a new value to the selected Data Register Table 13. INSTRUCTION SET Instruction Set I3 I2 I1 I0 R1 R0 WCR1/ P1 WCR0/ P0 Read Wiper Control Register 1 0 0 1 0 0 1/0 1/0 Read the contents of the Wiper Control Register pointed to by P1−P0 Write Wiper Control Register 1 0 1 0 0 0 1/0 1/0 Write new value to the Wiper Control Register pointed to by P1−P0 Read Data Register 1 0 1 1 1/0 1/0 1/0 1/0 Read the contents of the Data Register pointed to by P1−P0 and R1−R0 Write Data Register 1 1 0 0 1/0 1/0 1/0 1/0 Write new value to the Data Register pointed to by P1−P0 and R1−R0 XFR Data Register to Wiper Control Register 1 1 0 1 1/0 1/0 1/0 1/0 Transfer the contents of the Data Register pointed to by P1−P0 and R1−R0 to its associated Wiper Control Register XFR Wiper Control Register to Data Register 1 1 1 0 1/0 1/0 1/0 1/0 Transfer the contents of the Wiper Control Register pointed to by P1−P0 to the Data Register pointed to by R1−R0 Gang XFR Data Registers to Wiper Control Registers 0 0 0 1 1/0 1/0 0 0 Transfer the contents of the Data Registers pointed to by R1−R0 of both pots to their respective Wiper Control Registers Gang XFR Wiper Control Registers to Data Register 1 0 0 0 1/0 1/0 0 0 Transfer the contents of both Wiper Control Registers to their respective data Registers pointed to by R1−R0 of both pots Increment/Decrement Wiper Control Register 0 0 1 0 0 0 1/0 1/0 Enable Increment/decrement of the Control Latch pointed to by P1−P0 Instruction NOTE: Operation 1/0 = data is one or zero The basic sequence of the three byte instructions is illustrated in Figure 11. These three-byte instructions exchange data between the WCR and one of the Data Registers. The WCR controls the position of the wiper. The response of the wiper to this action will be delayed by tWR. A transfer from the WCR (current wiper position), to a Data Register is a write to non-volatile memory and takes a minimum of tWR to complete. The transfer can occur between one of the two potentiometers and one of its associated registers; or the transfer can occur between both potentiometers and one associated register. Four instructions require a two-byte sequence to complete, as illustrated in Figure 10. These instructions transfer data between the host/processor and the CAT5269; either between the host and one of the data registers or directly between the host and the Wiper Control Register. http://onsemi.com 10 CAT5269 Increment/Decrement Command These instructions are:  XFR Data Register to Wiper Control Register − This transfers the contents of one specified Data Register to the associated Wiper Control Register.  XFR Wiper Control Register to Data Register − This transfers the contents of the specified Wiper Control Register to the specified associated Data Register.  Gang XFR Data Register to Wiper Control Register − This transfers the contents of all specified Data Registers to the associated Wiper Control Registers.  Gang XFR Wiper Counter Register to Data Register − This transfers the contents of all Wiper Control Registers to the specified associated Data Registers. SDA 0 1 0 The final command is Increment/Decrement (Figures 12 and 13). The Increment/Decrement command is different from the other commands. Once the command is issued and the CAT5269 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby providing a fine tuning capability to the host. For each SCL clock pulse (tHIGH) while SDA is HIGH, the selected wiper will move one resistor segment towards the RH terminal. Similarly, for each SCL clock pulse while SDA is LOW, the selected wiper will move one resistor segment towards the RL terminal. See Instructions format for more detail. 1 S ID3 ID2 ID1 ID0 A3 A2 A1 A0 T A Internal Device ID R Address T A C K I3 I2 A C K Register Pot/WCR Address Address I1 I0 R1 R0 P1 P0 Instruction Opcode S T O P Figure 10. Two-byte Instruction Sequence SDA 0 1 0 1 S ID3 ID2 ID1 ID0 A3 A2 A1 A0 A T C A K Internal Device ID R Address T I3 I2 I1 I0 R1 R0 P1 P0 A C K Instruction Data Pot/WCR Opcode Register Address Address D7 D6 D5 D4 D3 D2 D1 D0 WCR[7:0] or Data Register D[7:0] A S C T K O P Figure 11. Three-byte Instruction Sequence 0 SDA S T A R T 1 0 1 ID3 ID2 ID1 ID0 A3 Device ID A2 A1 A0 Internal Address A C K I3 I2 I1 Instruction Opcode I0 R1 R0 P1 P0 A C Data Pot/WCR K Register Address Address I N C 1 Figure 12. Increment/Decrement Instruction Sequence INC/DEC Command Issued tWRL SCL SDA RW Voltage Out Figure 13. Increment/Decrement Timing Limits http://onsemi.com 11 I N C 2 I N C n D E C 1 D E C n S T O P CAT5269 INSTRUCTION FORMAT Table 14. READ WIPER CONTROL REGISTER (WCR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K P0 A C K P0 A C K P0 A C K P0 A C K INSTRUCTION 1 0 0 1 0 0 P1 0 A C K S T O P 0 A C K S T O P 0 A C K S T O P 0 A C K S T O P DATA 7 6 5 4 3 2 1 Table 15. WRITE WIPER CONTROL REGISTER (WCR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 0 1 0 0 0 P1 DATA 7 6 5 4 3 2 1 Table 16. READ DATA REGISTER (DR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 0 1 1 R1 R0 P1 DATA 7 6 5 4 3 2 1 Table 17. WRITE DATA REGISTER (DR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 1 0 0 R1 R0 P1 DATA 7 6 5 4 3 2 Table 18. GANG TRANSFER DATA REGISTER (DR) TO WIPER CONTROL REGISTER (WCR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K A C K S T O P 0 A C K S T O P P0 A C K S T O P P0 A C K S T O P INSTRUCTION 0 0 0 1 R1 R0 0 0 Table 19. GANG TRANSFER WIPER CONTROL REGISTER (WCR) TO DATA REGISTER (DR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 0 0 0 R1 R0 0 Table 20. TRANSFER WIPER CONTROL REGISTER (WCR) TO DATA REGISTER (DR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 1 1 0 R1 R0 P1 Table 21. TRANSFER DATA REGISTER (DR) TO WIPER CONTROL REGISTER (WCR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 1 0 1 http://onsemi.com 12 R1 R0 P1 1 CAT5269 Table 22. INCREMENT (I)/DECREMENT (D) WIPER CONTROL REGISTER (WCR) S T A R T DEVICE ADDRESSES 0 NOTE: 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 0 0 1 0 0 0 P1 P0 A C K DATA I/D I/D ... I/D I/D S T O P Any write or transfer to the Non-volatile Data Registers is followed by a high voltage cycle after a STOP has been issued. Table 23. ORDERING INFORMATION Orderable Part Number Resistance (kW) CAT5269WI−50−T1 50 CAT5269WI−00−T1 100 CAT5269YI−50−T2 50 CAT5269YI−00−T2 100 CAT5269WI50 50 CAT5269WI00 100 CAT5269YI50 50 CAT5269YI00 100 Lead Finish Package Shipping† SOIC (Pb-Free) 1000 / Tape & Reel TSSOP (Pb-Free) 2000 / Tape & Reel SOIC (Pb-Free) 31 Units / Tube TSSOP (Pb-Free) 62 Units / Tube Matte-Tin †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. 12. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com. 13. All packages are RoHS-compliant (Pb-Free, Halogen-Free). 14. The standard lead finish is Matte-Tin. http://onsemi.com 13 CAT5269 PACKAGE DIMENSIONS SOIC−24, 300 mils CASE 751BK ISSUE O E1 SYMBOL MIN A 2.35 2.65 A1 0.10 0.30 A2 2.05 2.55 b 0.31 0.51 c 0.20 0.33 D 15.20 15.40 E 10.11 10.51 E1 7.34 7.60 E e PIN#1 IDENTIFICATION MAX 1.27 BSC e b NOM h 0.25 0.75 L 0.40 1.27 θ 0º 8º θ1 5º 15º TOP VIEW h D A2 A A1 SIDE VIEW h q1 q q1 L END VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MS-013. http://onsemi.com 14 c CAT5269 PACKAGE DIMENSIONS TSSOP24, 4.4x7.8 CASE 948AR ISSUE A b SYMBOL MIN NOM A E1 E MAX 1.20 A1 0.05 0.15 A2 0.80 1.05 b 0.19 0.30 c 0.09 0.20 D 7.70 7.80 7.90 E 6.25 6.40 6.55 E1 4.30 4.40 4.50 e L 0.65 BSC 0.50 L1 θ 0.60 0.70 1.00 REF 0º 8º e TOP VIEW D c A2 A θ1 L A1 SIDE VIEW END VIEW L1 Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MO-153. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 http://onsemi.com 15 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative CAT5269/D