CAT5419YI-10-T2

ON Semiconductor Is Now To learn more about onsemi™, please visit our website at www.onsemi.com onsemi and       and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “onsemi” or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided “as-is” and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. “Typical” parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others. CAT5419 Dual Digital Potentiometer (POT) with 64 Taps and 2‐wire Interface http://onsemi.com Description The CAT5419 is two digital POTs integrated with control logic and 16 bytes of NVRAM memory. A separate 6-bit control register (WCR) independently controls the wiper tap position for each digital POT. Associated with each wiper control register are four 6-bit non-volatile memory data registers (DR) used for storing up to four wiper settings. Writing to the wiper control register or any of the non-volatile data registers is via a 2-wire serial bus (I2C-like). On power-up, the contents of the first data register (DR0) for each of the two potentiometers is automatically loaded into its respective wiper control registers (WCR). The Write Protection (WP) pin protects against inadvertent programming of the data register. The CAT5419 can be used as a potentiometer or as a two terminal, variable resistor. It is intended for circuit level or system level adjustments in a wide variety of applications.           SOIC−24 W SUFFIX CASE 751BK PIN CONNECTIONS VCC NC 1 RL0 NC RH0 NC RW0 NC A0 A2 Features     TSSOP24 Y SUFFIX CASE 948AR Two Linear-taper Digital Potentiometers 64 Resistor Taps per Potentiometer End to End Resistance 2.5 kW, 10 kW, 50 kW or 100 kW Potentiometer Control and Memory Access via 2-wire Interface (I2C like) Low Wiper Resistance, Typically 80 W Four Non-volatile Wiper Settings for Each Potentiometer Recall of Wiper Settings at Power Up 2.5 to 6.0 Volt Operation Standby Current less than 1 mA 1,000,000 Nonvolatile WRITE Cycles 100 Year Nonvolatile Memory Data Retention 24-lead SOIC and 24-lead TSSOP Write Protection for Data Register These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant WP SDA CAT5419 NC A3 A1 SCL RL1 NC RH1 NC RW1 NC GND NC SOIC−24 (W) (Top View) SDA A1 RL1 RH1 RW1 GND NC NC NC NC SCL A3 1 CAT5419 WP A2 RW0 RH0 RL0 VCC NC NC NC NC A0 NC TSSOP24 (Y) (Top View) ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.  Semiconductor Components Industries, LLC, 2013 July, 2013 − Rev. 11 1 Publication Order Number: CAT5419/D CAT5419 RH0 SCL SDA RH1 WIPER CONTROL REGISTERS 2−WIRE BUS INTERFACE RW0 RW1 WP A0 A1 A2 A3 NONVOLATILE DATA REGISTERS CONTROL LOGIC RL0 Figure 1. Functional Diagram RL1 PIN DESCRIPTIONS SCL: Serial Clock Table 1. PIN CONNECTIONS The CAT5419 serial clock input pin is used to clock all data transfers into or out of the device. Pin SOIC Pin TSSOP Name SDA: Serial Data 1 19 Supply Voltage The CAT5419 bidirectional serial data pin is used to transfer data into and out of the device. The SDA pin is an open drain output and can be wire-OR’d with the other open drain or open collector outputs. VCC 2 20 RL0 Low Reference Terminal for Potentiometer 0 3 21 RH0 High Reference Terminal for Potentiometer 0 4 22 RW0 Wiper Terminal for Potentiometer 0 5 23 A2 Device Address 6 24 WP Write Protection 7 1 SDA Serial Data Input/Output 8 2 A1 Device Address 9 3 RL1 The RH and RL pins are equivalent to the terminal connections on a mechanical potentiometer. Low Reference Terminal for Potentiometer 1 10 4 RH1 High Reference Terminal for Potentiometer 1 RW: Wiper 11 5 RW1 Wiper Terminal for Potentiometer 1 12 6 GND Ground 13 7 NC No Connect 14 8 NC No Connect 15 9 NC No Connect 16 10 NC No Connect 17 11 SCL Bus Serial Clock 18 12 A3 Device Address 19 13 NC No Connect 20 14 A0 Device Address, LSB 21 15 NC No Connect 22 16 NC No Connect 23 17 NC No Connect 24 18 NC No Connect A0, A1, A2, A3: Device Address Inputs These inputs set the device address when addressing multiple devices. A total of sixteen devices can be addressed on a single bus. A match in the slave address must be made with the address input in order to initiate communication with the CAT5419. RH, RL: Resistor End Points The RW pins are equivalent to the wiper terminal of a mechanical potentiometer. WP: Write Protect Input The WP pin when tied low prevents non-volatile writes to the data registers (change of wiper control register is allowed) and when tied high or left floating normal read/write operations are allowed. See page 8, Write Protection for more details. http://onsemi.com 2 Function CAT5419 DEVICE OPERATION The CAT5419 is two resistor arrays integrated with 2wire serial interface logic, four 6-bit wiper control registers and sixteen 6-bit, non-volatile memory data registers. Each resistor array contains 63 separate resistive elements connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL). RH and RL are symmetrical and may be interchanged. The tap positions between and at the ends of the series resistors are connected to the output wiper terminals (RW) by a CMOS transistor switch. Only one tap point for each potentiometer is connected to its wiper terminal at a time and is determined by the value of the wiper control register. Data can be read or written to the wiper control registers or the non-volatile memory data registers via the 2-wire bus. Additional instructions allow data to be transferred between the wiper control registers and each respective potentiometer’s non-volatile data registers. Also, the device can be instructed to operate in an “increment/decrement” mode. Table 2. ABSOLUTE MAXIMUM RATINGS Parameters Temperature Under Bias Storage Temperature Range Ratings Units −55 to +125 C −65 to +150 C −2.0 to VCC +2.0 V −2.0 to +7.0 V Package Power Dissipation Capability (TA = 25C) 1.0 W Lead Soldering Temperature (10 s) 300 C Wiper Current 12 mA Voltage to any Pins with Respect to VSS (Notes 1, 2) VCC with Respect to GND Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. The minimum DC input voltage is −0.5 V. During transitions, inputs may undershoot to –2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is VCC + 0.5 V, which may overshoot to VCC + 2.0 V for periods of less than 20 ns. 2. Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1 V to VCC + 1 V. Table 3. RECOMMENDED OPERATING CONDITIONS Parameters Ratings Units VCC +2.5 to 6.0 V Industrial Temperature −40 to +85 C http://onsemi.com 3 CAT5419 Table 4. POTENTIOMETER CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.) Parameter Symbol Test Conditions Min Typ Max Units RPOT Potentiometer Resistance (−00) 100 kW RPOT Potentiometer Resistance (−50) 50 kW RPOT Potentiometer Resistance (−10) 10 kW RPOT Potentiometer Resistance (−25) 2.5 Potentiometer Resistance Tolerance kW 20 % 1 % 50 mW 6 mA 300 W 150 W VCC V RPOT Matching Power Rating 25C, each pot IW Wiper Current RW Wiper Resistance IW = 3 mA @ VCC = 3 V RW Wiper Resistance IW = 3 mA @ VCC = 5 V VTERM VN Voltage on any RH or RL Pin VSS = 0 V Noise 80 GND (Note 3) TBD nV/Hz 1.6 % Resolution Absolute Linearity (Note 4) RW(n)(actual)−R(n)(expected) (Note 7) 1 LSB (Note 6) Relative Linearity (Note 5) RW(n+1)−[RW(n)+LSB] (Note 7) 0.2 LSB (Note 6) TCRPOT Temperature Coefficient of RPOT (Note 3) TCRATIO Ratiometric Temp. Coefficient (Note 3) CH/CL/CW Potentiometer Capacitances (Note 3) 10/10/25 pF RPOT = 50 kW (Note 3) 0.4 MHz fc Frequency Response ppm/C 300 20 ppm/C 3. This parameter is tested initially and after a design or process change that affects the parameter. 4. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer. 5. Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size. 6. LSB = RTOT / 63 or (RH − RL) / 63, single pot 7. n = 0, 1, 2, ..., 63 Table 5. D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.) Symbol Parameter ICC Power Supply Current ISB Standby Current (VCC = 5 V) ILI Input Leakage Current ILO Output Leakage Current VIL Input Low Voltage VIH Input High Voltage VOL1 Test Conditions Max Units fSCL = 400 kHz 1 mA VIN = GND or VCC; SDA Open 1 mA VIN = GND to VCC 10 mA VOUT = GND to VCC 10 mA −1 VCC x 0.3 V VCC x 0.7 VCC + 1.0 V 0.4 V Output Low Voltage (VCC = 3 V) Min IOL = 3 mA Table 6. PIN CAPACITANCE (Note 8) (Applicable over recommended operating range from TA = 25C, f = 1.0 MHz, VCC = +5.0 V (unless otherwise noted).) Symbol Test Conditions Min Typ Max Units Conditions CI/O Output Capacitance (SDA) 8 pF VI/O = 0 V CIN Input Capacitance (A0, A1, A2, A3, SCL, WP) 6 pF VIN = 0 V http://onsemi.com 4 CAT5419 Table 7. A.C. CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.) Parameter Max Units Clock Frequency 400 kHz Noise Suppression Time Constant at SCL, SDA Inputs 50 ns SLC Low to SDA Data Out and ACK Out 0.9 ms Symbol fSCL TI (Note 8) tAA tBUF (Note 8) Min Typ Time the bus must be free before a new transmission can start 1.2 ms Start Condition Hold Time 0.6 ms tLOW Clock Low Period 1.2 ms tHIGH Clock High Period 0.6 ms tSU:STA Start Condition Setup Time (for a Repeated Start Condition) 0.6 ms tHD:DAT Data in Hold Time 0 ns tSU:DAT Data in Setup Time 100 tHD:STA ns tR (Note 8) SDA and SCL Rise Time 0.3 ms tF (Note 8) SDA and SCL Fall Time 300 ns tSU:STO tDH Stop Condition Setup Time 0.6 ms Data Out Hold Time 50 ns Table 8. POWER UP TIMING (Note 8) (Over recommended operating conditions unless otherwise stated.) Symbol Parameter Min Typ Max Units tPUR Power-up to Read Operation 1 ms tPUW Power-up to Write Operation 1 ms Max Units 5 ms 8. This parameter is tested initially and after a design or process change that affects the parameter. Table 9. WRITE CYCLES LIMITS (Note 9) Parameter Symbol tWR Write Cycle Time 9. The write cycle is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address. Table 10. RELIABILITY CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.) Symbol Parameter Reference Test Method Min Typ Max Units NEND (Note 10) Endurance MIL−STD−883, Test Method 1033 1,000,000 Cycles/Byte TDR (Note 10) Data Retention MIL−STD−883, Test Method 1008 100 Years VZAP (Note 10) ESD Susceptibility MIL−STD−883, Test Method 3015 2,000 Volts ILTH (Notes 10, 11) Latch-up 100 mA JEDEC Standard 17 10. This parameter is tested initially and after a design or process change that affects the parameter. 11. tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated. http://onsemi.com 5 CAT5419 tF tHIGH tLOW tR tLOW SCL tSU:STA tHD:DAT tHD:STA tSU:STO tSU:DAT SDA IN tBUF tDH tAA SDA OUT Figure 2. Bus Timing SCL 8TH BIT SDA ACK BYTE n tWR STOP CONDITION START CONDITION Figure 3. Write Cycle Timing SDA SCL START BIT STOP BIT Figure 4. Start/Stop Timing http://onsemi.com 6 ADDRESS CAT5419 SERIAL BUS PROTOCOL The following defines the features of the 2-wire bus protocol: 1. Data transfer may be initiated only when the bus is not busy. 2. During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock is high will be interpreted as a START or STOP condition. Therefore, the CAT5419 will be considered a slave device in all applications. The device controlling the transfer is a master, typically a processor or controller, and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. STOP Condition START Condition The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT5419 monitors the SDA and SCL lines and will not respond until this condition is met. A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition. DEVICE ADDRESSING Acknowledge The bus Master begins a transmission by sending a START condition. The Master then sends the address of the particular slave device it is requesting. The four most significant bits of the 8-bit slave address are fixed as 0101 for the CAT5419 (see Figure 5). The next four significant bits (A3, A2, A1, A0) are the device address bits and define which device the Master is accessing. Up to sixteen devices may be individually addressed by the system. Typically, +5 V and ground are hard-wired to these pins to establish the device’s address. After the Master sends a START condition and the slave address byte, the CAT5419 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. SCL FROM MASTER After a successful data transfer, each receiving device is required to generate an acknowledge. The Acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data. The CAT5419 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte. When the CAT5419 is in a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT5419 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition. 1 8 9 DATA OUTPUT FROM TRANSMITTER DATA OUTPUT FROM RECEIVER ACKNOWLEDGE START Figure 5. Acknowledge Timing Write Operations from the Slave, the Master device transmits the data to be written into the selected register. The CAT5419 acknowledges once more and the Master generates the STOP condition, at which time if a nonvolatile data register is being selected, the device begins an internal programming cycle to non-volatile memory. While this internal cycle is in progress, the device will not respond to any request from the Master device. In the Write mode, the Master device sends the START condition and the slave address information to the Slave device. After the Slave generates an acknowledge, the Master sends the instruction byte that defines the requested operation of CAT5419. The instruction byte consist of a four-bit opcode followed by two register selection bits and two pot selection bits. After receiving another acknowledge http://onsemi.com 7 CAT5419 Acknowledge Polling Write Protection The disabling of the inputs can be used to take advantage of the typical write cycle time. Once the stop condition is issued to indicate the end of the host’s write operation, the CAT5419 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address. If the CAT5419 is still busy with the write operation, no ACK will be returned. If the CAT5419 has completed the write operation, an ACK will be returned and the host can then proceed with the next instruction operation. The Write Protection feature allows the user to protect against inadvertent programming of the non-volatile data registers. If the WP pin is tied to LOW, the data registers are protected and become read only. Similarly, WP pin going LOW after Start will interrupt non-volatile write to data registers, while WP pin going LOW after internal write cycle has started will have no effect on any write operation. The CAT5419 will accept both slave addresses and instructions, but the data registers are protected from programming by the device’s failure to send an acknowledge after data is received. CAT5419 0 1 0 1 A3 A2 A1 A0 * A0, A1, A2 and A3 correspond to pin A0, A1, A2 and A3 of the device. ** A0, A1, A2 and A3 must compare to its corresponding hard wired input pins. Figure 6. Slave Address Bits SDA LINE SLAVE ADDRESS Fixed op code BUS ACTIVITY: MASTER S T A R T Variable Data Register Address Pot/WCR Address INSTRUCTION BYTE S T O P DR1 WCR DATA P S A C K A C K A C K Figure 7. Write Timing INSTRUCTIONS AND REGISTER DESCRIPTION Instructions Instruction Byte The next byte sent to the CAT5419 contains the instruction and register pointer information. The four most significant bits used provide the instruction opcode I [3:0]. The R1 and R0 bits point to one of the four data registers of each associated potentiometer. The least two significant bits point to one of two Wiper Control Registers. The format is shown in Figure 9. Slave Address Byte The first byte sent to the CAT5419 from the master/ processor is called the Slave Address Byte. The most significant four bits of the slave address are a device type identifier. These bits for the CAT5419 are fixed at 0101[B] (refer to Figure 8). The next four bits, A3 − A0, are the internal slave address and must match the physical device address which is defined by the state of the A3 − A0 input pins for the CAT5419 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A3 − A0 inputs can be actively driven by CMOS input signals or tied to VCC or VSS. Table 11. DATA REGISTER SELECTION http://onsemi.com 8 Data Register Selected R1 R0 DR0 0 0 DR1 0 1 DR2 1 0 DR3 1 1 CAT5419 Device Type Identifier ID3 0 ID2 ID1 1 0 Slave Address ID0 A3 A2 A1 A0 1 (LSB) (MSB) Figure 8. Identification Byte Format Data Register Selection Instruction Opcode I3 I2 I1 I0 R1 R0 (MSB) WCR/Pot Selection 0 P0 (LSB) Figure 9. Instruction Byte Format WIPER CONTROL AND DATA REGISTERS Wiper Control Register (WCR) Data can also be transferred between any of the four Data Registers and the associated Wiper Control Register. Any data changes in one of the Data Registers is a non-volatile operation and will take a maximum of 5 ms. If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as standard memory locations for system parameters or user preference data. The CAT5419 contains two 6-bit Wiper Control Registers, one for each potentiometer. The Wiper Control Register output is decoded to select one of 64 switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written by the host via Write Wiper Control Register instruction; it may be written by transferring the contents of one of four associated Data Registers via the XFR Data Register instruction, it can be modified one step at a time by the Increment/Decrement instruction (see Instruction section for more details). Finally, it is loaded with the content of its data register zero (DR0) upon power-up. The Wiper Control Register is a volatile register that loses its contents when the CAT5419 is powered-down. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down. Instructions Four of the nine instructions are three bytes in length. These instructions are:  Read Wiper Control Register – read the current wiper position of the selected potentiometer in the WCR  Write Wiper Control Register – change current wiper position in the WCR of the selected potentiometer  Read Data Register – read the contents of the selected Data Register  Write Data Register – write a new value to the selected Data Register. Data Registers (DR) Each potentiometer has four 6-bit non-volatile Data Registers. These can be read or written directly by the host. http://onsemi.com 9 CAT5419 Table 12. INSTRUCTION SET (Note: 1/0 = data is one or zero) Instruction Set I3 I2 I1 I0 R1 R0 0 WCR0/ P0 Read Wiper Control Register 1 0 0 1 0 0 0 1/0 Read the contents of the Wiper Control Register pointed to by P0 Write Wiper Control Register 1 0 1 0 0 0 0 1/0 Write new value to the Wiper Control Register pointed to by P0 Read Data Register 1 0 1 1 1/0 1/0 0 1/0 Read the contents of the Data Register pointed to by P0 and R1−R0 Write Data Register 1 1 0 0 1/0 1/0 0 1/0 Write new value to the Data Register pointed to by P0 and R1−R0 XFR Data Register to Wiper Control Register 1 1 0 1 1/0 1/0 0 1/0 Transfer the contents of the Data Register pointed to by P0 and R1−R0 to its associated Wiper Control Register XFR Wiper Control Register to Data Register 1 1 1 0 1/0 1/0 0 1/0 Transfer the contents of the Wiper Control Register pointed to by P0 to the Data Register pointed to by R1−R0 Gang XFR Data Registers to Wiper Control Registers 0 0 0 1 1/0 1/0 0 0 Transfer the contents of the Data Registers pointed to by R1−R0 of both pots to their respective Wiper Control Registers Gang XFR Wiper Control Registers to Data Register 1 0 0 0 1/0 1/0 0 0 Transfer the contents of both Wiper Control Registers to their respective data Registers pointed to by R1−R0 of both four pots Increment/Decrement Wiper Control Register 0 0 1 0 0 0 0 1/0 Instruction The basic sequence of the three byte instructions is illustrated in Figure 11. These three-byte instructions exchange data between the WCR and one of the Data Registers. The WCR controls the position of the wiper. The response of the wiper to this action will be delayed by tWRL. A transfer from the WCR (current wiper position), to a Data Register is a write to non-volatile memory and takes a maximum of tWR to complete. The transfer can occur between one of the potentiometers and one of its associated registers; or the transfer can occur between all potentiometers and one associated register. Four instructions require a two-byte sequence to complete, as illustrated in Figure 10. These instructions transfer data between the host/processor and the CAT5419; either between the host and one of the data registers or directly between the host and the Wiper Control Register. These instructions are:  XFR Data Register to Wiper Control Register This transfers the contents of one specified Data Register to the associated Wiper Control Register.  XFR Wiper Control Register to Data Register This transfers the contents of the specified Wiper Control Register to the specified associated Data Register. Operation Enable Increment/decrement of the Control Latch pointed to by P0  Global XFR Data Register to Wiper Control  Register This transfers the contents of all specified Data Registers to the associated Wiper Control Registers. Global XFR Wiper Counter Register to Data Register This transfers the contents of all Wiper Control Registers to the specified associated Data Registers. Increment/Decrement Command The final command is Increment/Decrement (Figure 6 and 12). The Increment/Decrement command is different from the other commands. Once the command is issued and the CAT5419 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby providing a fine tuning capability to the host. For each SCL clock pulse (tHIGH) while SDA is HIGH, the selected wiper will move one resistor segment towards the RH terminal. Similarly, for each SCL clock pulse while SDA is LOW, the selected wiper will move one resistor segment towards the RL terminal. See Instructions format for more detail. http://onsemi.com 10 CAT5419 0 SDA 1 0 1 S ID3 ID2 ID1 ID0 A3 A2 A1 A0 T A Internal Device ID R Address T A C K I3 I2 I1 A C K Register Pot/WCR Address Address I0 R1 R0 0 P0 Instruction Opcode S T O P Figure 10. Two-byte Instruction Sequence SDA 0 1 0 1 S ID3 ID2 ID1 ID0 A3 A2 A1 A0 A I3 I2 I1 I0 R1 R0 0 P0 A D7 D6 D5 D4 D3 D2 D1 D0 C T C K K A Device ID Internal WCR[7:0] Instruction Pot/WCR R Data Address or Opcode Register Address T Data Register D[7:0] Address A S C T K O P Figure 11. Three-byte Instruction Sequence 0 SDA S T A R T 1 0 1 ID3 ID2 ID1 ID0 A3 A2 A1 A0 Device ID Internal Address A C K I3 I2 I1 I0 Instruction Opcode A C K Data Pot/WCR Register Address Address R1 R0 0 P0 I N C 1 I N C 2 Figure 12. Increment/Decrement Instruction Sequence INC/DEC Command Issued tWRID SCL SDA RW Voltage Out Figure 13. Increment/Decrement Timing Limits http://onsemi.com 11 I N C n D E C 1 D E C n S T O P CAT5419 INSTRUCTION FORMAT Table 13. READ WIPER CONTROL REGISTER (WCR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 0 0 1 0 0 0 P0 A C K DATA 7 6 0 0 5 4 3 2 1 0 A C K S T O P A C K S T O P A C K S T O P A C K S T O P Table 14. WRITE WIPER CONTROL REGISTER (WCR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 0 1 0 0 0 0 P0 A C K DATA 7 6 0 0 5 4 3 2 1 0 Table 15. READ DATA REGISTER (DR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 0 1 1 R1 R0 0 P0 A C K DATA 7 6 0 0 5 4 3 2 1 0 Table 16. WRITE DATA REGISTER (DR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 1 0 0 R1 R0 0 P0 A C K DATA 7 6 0 0 5 4 Table 17. GLOBAL TRANSFER DATA REGISTER (DR) TO WIPER CONTROL REGISTER (WCR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 0 0 0 1 R1 R0 0 0 A C K S T O P Table 18. GLOBAL TRANSFER WIPER CONTROL REGISTER (WCR) TO DATA REGISTER (DR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 0 0 0 R1 R0 0 0 A C K S T O P Table 19. TRANSFER WIPER CONTROL REGISTER (WCR) TO DATA REGISTER (DR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 1 1 0 R1 R0 http://onsemi.com 12 0 P0 A C K S T O P 3 2 1 0 CAT5419 Table 20. TRANSFER DATA REGISTER (DR) TO WIPER CONTROL REGISTER (WCR) S T A R T DEVICE ADDRESSES 0 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 1 1 0 1 R1 R0 0 P0 A C K S T O P Table 21. INCREMENT (I)/DECREMENT (D) WIPER CONTROL REGISTER (WCR) S T A R T DEVICE ADDRESSES 0 NOTE: 1 0 1 A3 A2 A1 A0 A C K INSTRUCTION 0 0 1 0 0 0 0 P0 A C K DATA I/D I/D ... I/D I/D S T O P Any write or transfer to the Non-volatile Data Registers is followed by a high voltage cycle after a STOP has been issued. Table 22. ORDERING INFORMATION Orderable Part Number Resistance (kW) CAT5419WI−25−T1 2.5 CAT5419WI−10−T1 10 CAT5419WI−50−T1 50 CAT5419WI−00−T1 100 CAT5419YI−25−T2 2.5 CAT5419YI−10−T2 10 CAT5419YI−50−T2 50 CAT5419YI−00−T2 100 CAT5419WI25 2.5 CAT5419WI10 10 CAT5419WI50 50 CAT5419WI00 100 CAT5419YI25 2.5 CAT5419YI10 10 CAT5419YI50 50 CAT5419YI00 100 Lead Finish Package Shipping† SOIC−24 (Pb-Free) 1,000 / Tape & Reel TSSOP24 (Pb-Free) 2,000 / Tape & Reel SOIC−24 (Pb-Free) 31 Units / Tube TSSOP24 (Pb-Free) 62 Units / Tube Matte-Tin †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. 12. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com. 13. All packages are RoHS-compliant (Pb-Free, Halogen Free). 14. The standard lead finish is Matte-Tin. http://onsemi.com 13 CAT5419 PACKAGE DIMENSIONS SOIC−24, 300 mils CASE 751BK ISSUE O E1 SYMBOL MIN A 2.35 2.65 A1 0.10 0.30 A2 2.05 2.55 b 0.31 0.51 c 0.20 0.33 D 15.20 15.40 E 10.11 10.51 E1 7.34 7.60 E e PIN#1 IDENTIFICATION MAX 1.27 BSC e b NOM h 0.25 0.75 L 0.40 1.27 θ 0º 8º θ1 5º 15º TOP VIEW h D A2 A A1 SIDE VIEW h q1 q q1 L END VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MS-013. http://onsemi.com 14 c CAT5419 PACKAGE DIMENSIONS TSSOP24, 4.4x7.8 CASE 948AR ISSUE A b SYMBOL MIN NOM A E1 E MAX 1.20 A1 0.05 0.15 A2 0.80 1.05 b 0.19 0.30 c 0.09 0.20 D 7.70 7.80 7.90 E 6.25 6.40 6.55 E1 4.30 4.40 4.50 e L 0.65 BSC 0.50 L1 θ 0.60 0.70 1.00 REF 0º 8º e TOP VIEW D c A2 A θ1 L A1 SIDE VIEW END VIEW L1 Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MO-153. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 http://onsemi.com 15 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative CAT5419/D